projects
/
soc.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
adding bus data width of 64 in litex sim doesnt work
[soc.git]
/
src
/
soc
/
litex
/
florent
/
drwxr-xr-x
..
drwxr-xr-x
-
libresoc
tree
|
history
drwxr-xr-x
-
microwatt
tree
|
history
-rwxr-xr-x
7724
sim.py
blob
|
history
|
raw
projects / soc.git / tree