pass in CoreState to PowerDecoder rather than eq a copy of it
[soc.git] / src / soc / simple /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 21467 core.py
-rw-r--r-- 17322 issuer.py
-rw-r--r-- 1200 issuer_verilog.py
drwxr-xr-x - test