replace data_o with o_data and data_i with i_data as well
[soc.git] / src / soc / simple /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 24453 core.py
-rw-r--r-- 60073 issuer.py
-rw-r--r-- 5101 issuer_verilog.py
drwxr-xr-x - test