add msr to ISA in test_core.py
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc
drwxr-xr-x - unused