projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radv: Add mapping between dynamic state mask and external enum.
[mesa.git] / src / amd / vulkan / radv_pipeline.c
1 /*
2 * Copyright © 2016 Red Hat.
3 * Copyright © 2016 Bas Nieuwenhuizen
4 *
5 * based in part on anv driver which is:
6 * Copyright © 2015 Intel Corporation
7 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the "Software"),
10 * to deal in the Software without restriction, including without limitation
11 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
12 * and/or sell copies of the Software, and to permit persons to whom the
13 * Software is furnished to do so, subject to the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the next
16 * paragraph) shall be included in all copies or substantial portions of the
17 * Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
23 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
24 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
25 * IN THE SOFTWARE.
26 */
27
28 #include "util/mesa-sha1.h"
29 #include "util/u_atomic.h"
30 #include "radv_debug.h"
31 #include "radv_private.h"
32 #include "radv_shader.h"
33 #include "nir/nir.h"
34 #include "nir/nir_builder.h"
35 #include "spirv/nir_spirv.h"
36 #include "vk_util.h"
37
38 #include <llvm-c/Core.h>
39 #include <llvm-c/TargetMachine.h>
40
41 #include "sid.h"
42 #include "gfx9d.h"
43 #include "ac_binary.h"
44 #include "ac_llvm_util.h"
45 #include "ac_nir_to_llvm.h"
46 #include "vk_format.h"
47 #include "util/debug.h"
48 #include "ac_exp_param.h"
49 #include "ac_shader_util.h"
50
51 static void
52 radv_pipeline_destroy(struct radv_device *device,
53 struct radv_pipeline *pipeline,
54 const VkAllocationCallbacks* allocator)
55 {
56 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i)
57 if (pipeline->shaders[i])
58 radv_shader_variant_destroy(device, pipeline->shaders[i]);
59
60 if (pipeline->gs_copy_shader)
61 radv_shader_variant_destroy(device, pipeline->gs_copy_shader);
62
63 vk_free2(&device->alloc, allocator, pipeline);
64 }
65
66 void radv_DestroyPipeline(
67 VkDevice _device,
68 VkPipeline _pipeline,
69 const VkAllocationCallbacks* pAllocator)
70 {
71 RADV_FROM_HANDLE(radv_device, device, _device);
72 RADV_FROM_HANDLE(radv_pipeline, pipeline, _pipeline);
73
74 if (!_pipeline)
75 return;
76
77 radv_pipeline_destroy(device, pipeline, pAllocator);
78 }
79
80 static void radv_dump_pipeline_stats(struct radv_device *device, struct radv_pipeline *pipeline)
81 {
82 int i;
83
84 for (i = 0; i < MESA_SHADER_STAGES; i++) {
85 if (!pipeline->shaders[i])
86 continue;
87
88 radv_shader_dump_stats(device, pipeline->shaders[i], i, stderr);
89 }
90 }
91
92 static uint32_t get_hash_flags(struct radv_device *device)
93 {
94 uint32_t hash_flags = 0;
95
96 if (device->instance->debug_flags & RADV_DEBUG_UNSAFE_MATH)
97 hash_flags |= RADV_HASH_SHADER_UNSAFE_MATH;
98 if (device->instance->perftest_flags & RADV_PERFTEST_SISCHED)
99 hash_flags |= RADV_HASH_SHADER_SISCHED;
100 return hash_flags;
101 }
102
103 static VkResult
104 radv_pipeline_scratch_init(struct radv_device *device,
105 struct radv_pipeline *pipeline)
106 {
107 unsigned scratch_bytes_per_wave = 0;
108 unsigned max_waves = 0;
109 unsigned min_waves = 1;
110
111 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
112 if (pipeline->shaders[i]) {
113 unsigned max_stage_waves = device->scratch_waves;
114
115 scratch_bytes_per_wave = MAX2(scratch_bytes_per_wave,
116 pipeline->shaders[i]->config.scratch_bytes_per_wave);
117
118 max_stage_waves = MIN2(max_stage_waves,
119 4 * device->physical_device->rad_info.num_good_compute_units *
120 (256 / pipeline->shaders[i]->config.num_vgprs));
121 max_waves = MAX2(max_waves, max_stage_waves);
122 }
123 }
124
125 if (pipeline->shaders[MESA_SHADER_COMPUTE]) {
126 unsigned group_size = pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[0] *
127 pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[1] *
128 pipeline->shaders[MESA_SHADER_COMPUTE]->info.cs.block_size[2];
129 min_waves = MAX2(min_waves, round_up_u32(group_size, 64));
130 }
131
132 if (scratch_bytes_per_wave)
133 max_waves = MIN2(max_waves, 0xffffffffu / scratch_bytes_per_wave);
134
135 if (scratch_bytes_per_wave && max_waves < min_waves) {
136 /* Not really true at this moment, but will be true on first
137 * execution. Avoid having hanging shaders. */
138 return vk_error(VK_ERROR_OUT_OF_DEVICE_MEMORY);
139 }
140 pipeline->scratch_bytes_per_wave = scratch_bytes_per_wave;
141 pipeline->max_waves = max_waves;
142 return VK_SUCCESS;
143 }
144
145 static uint32_t si_translate_blend_function(VkBlendOp op)
146 {
147 switch (op) {
148 case VK_BLEND_OP_ADD:
149 return V_028780_COMB_DST_PLUS_SRC;
150 case VK_BLEND_OP_SUBTRACT:
151 return V_028780_COMB_SRC_MINUS_DST;
152 case VK_BLEND_OP_REVERSE_SUBTRACT:
153 return V_028780_COMB_DST_MINUS_SRC;
154 case VK_BLEND_OP_MIN:
155 return V_028780_COMB_MIN_DST_SRC;
156 case VK_BLEND_OP_MAX:
157 return V_028780_COMB_MAX_DST_SRC;
158 default:
159 return 0;
160 }
161 }
162
163 static uint32_t si_translate_blend_factor(VkBlendFactor factor)
164 {
165 switch (factor) {
166 case VK_BLEND_FACTOR_ZERO:
167 return V_028780_BLEND_ZERO;
168 case VK_BLEND_FACTOR_ONE:
169 return V_028780_BLEND_ONE;
170 case VK_BLEND_FACTOR_SRC_COLOR:
171 return V_028780_BLEND_SRC_COLOR;
172 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR:
173 return V_028780_BLEND_ONE_MINUS_SRC_COLOR;
174 case VK_BLEND_FACTOR_DST_COLOR:
175 return V_028780_BLEND_DST_COLOR;
176 case VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR:
177 return V_028780_BLEND_ONE_MINUS_DST_COLOR;
178 case VK_BLEND_FACTOR_SRC_ALPHA:
179 return V_028780_BLEND_SRC_ALPHA;
180 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA:
181 return V_028780_BLEND_ONE_MINUS_SRC_ALPHA;
182 case VK_BLEND_FACTOR_DST_ALPHA:
183 return V_028780_BLEND_DST_ALPHA;
184 case VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA:
185 return V_028780_BLEND_ONE_MINUS_DST_ALPHA;
186 case VK_BLEND_FACTOR_CONSTANT_COLOR:
187 return V_028780_BLEND_CONSTANT_COLOR;
188 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_COLOR:
189 return V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR;
190 case VK_BLEND_FACTOR_CONSTANT_ALPHA:
191 return V_028780_BLEND_CONSTANT_ALPHA;
192 case VK_BLEND_FACTOR_ONE_MINUS_CONSTANT_ALPHA:
193 return V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA;
194 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE:
195 return V_028780_BLEND_SRC_ALPHA_SATURATE;
196 case VK_BLEND_FACTOR_SRC1_COLOR:
197 return V_028780_BLEND_SRC1_COLOR;
198 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR:
199 return V_028780_BLEND_INV_SRC1_COLOR;
200 case VK_BLEND_FACTOR_SRC1_ALPHA:
201 return V_028780_BLEND_SRC1_ALPHA;
202 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA:
203 return V_028780_BLEND_INV_SRC1_ALPHA;
204 default:
205 return 0;
206 }
207 }
208
209 static uint32_t si_translate_blend_opt_function(VkBlendOp op)
210 {
211 switch (op) {
212 case VK_BLEND_OP_ADD:
213 return V_028760_OPT_COMB_ADD;
214 case VK_BLEND_OP_SUBTRACT:
215 return V_028760_OPT_COMB_SUBTRACT;
216 case VK_BLEND_OP_REVERSE_SUBTRACT:
217 return V_028760_OPT_COMB_REVSUBTRACT;
218 case VK_BLEND_OP_MIN:
219 return V_028760_OPT_COMB_MIN;
220 case VK_BLEND_OP_MAX:
221 return V_028760_OPT_COMB_MAX;
222 default:
223 return V_028760_OPT_COMB_BLEND_DISABLED;
224 }
225 }
226
227 static uint32_t si_translate_blend_opt_factor(VkBlendFactor factor, bool is_alpha)
228 {
229 switch (factor) {
230 case VK_BLEND_FACTOR_ZERO:
231 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_ALL;
232 case VK_BLEND_FACTOR_ONE:
233 return V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE;
234 case VK_BLEND_FACTOR_SRC_COLOR:
235 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0
236 : V_028760_BLEND_OPT_PRESERVE_C1_IGNORE_C0;
237 case VK_BLEND_FACTOR_ONE_MINUS_SRC_COLOR:
238 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1
239 : V_028760_BLEND_OPT_PRESERVE_C0_IGNORE_C1;
240 case VK_BLEND_FACTOR_SRC_ALPHA:
241 return V_028760_BLEND_OPT_PRESERVE_A1_IGNORE_A0;
242 case VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA:
243 return V_028760_BLEND_OPT_PRESERVE_A0_IGNORE_A1;
244 case VK_BLEND_FACTOR_SRC_ALPHA_SATURATE:
245 return is_alpha ? V_028760_BLEND_OPT_PRESERVE_ALL_IGNORE_NONE
246 : V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0;
247 default:
248 return V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
249 }
250 }
251
252 /**
253 * Get rid of DST in the blend factors by commuting the operands:
254 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
255 */
256 static void si_blend_remove_dst(unsigned *func, unsigned *src_factor,
257 unsigned *dst_factor, unsigned expected_dst,
258 unsigned replacement_src)
259 {
260 if (*src_factor == expected_dst &&
261 *dst_factor == VK_BLEND_FACTOR_ZERO) {
262 *src_factor = VK_BLEND_FACTOR_ZERO;
263 *dst_factor = replacement_src;
264
265 /* Commuting the operands requires reversing subtractions. */
266 if (*func == VK_BLEND_OP_SUBTRACT)
267 *func = VK_BLEND_OP_REVERSE_SUBTRACT;
268 else if (*func == VK_BLEND_OP_REVERSE_SUBTRACT)
269 *func = VK_BLEND_OP_SUBTRACT;
270 }
271 }
272
273 static bool si_blend_factor_uses_dst(unsigned factor)
274 {
275 return factor == VK_BLEND_FACTOR_DST_COLOR ||
276 factor == VK_BLEND_FACTOR_DST_ALPHA ||
277 factor == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
278 factor == VK_BLEND_FACTOR_ONE_MINUS_DST_ALPHA ||
279 factor == VK_BLEND_FACTOR_ONE_MINUS_DST_COLOR;
280 }
281
282 static bool is_dual_src(VkBlendFactor factor)
283 {
284 switch (factor) {
285 case VK_BLEND_FACTOR_SRC1_COLOR:
286 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_COLOR:
287 case VK_BLEND_FACTOR_SRC1_ALPHA:
288 case VK_BLEND_FACTOR_ONE_MINUS_SRC1_ALPHA:
289 return true;
290 default:
291 return false;
292 }
293 }
294
295 static unsigned si_choose_spi_color_format(VkFormat vk_format,
296 bool blend_enable,
297 bool blend_need_alpha)
298 {
299 const struct vk_format_description *desc = vk_format_description(vk_format);
300 unsigned format, ntype, swap;
301
302 /* Alpha is needed for alpha-to-coverage.
303 * Blending may be with or without alpha.
304 */
305 unsigned normal = 0; /* most optimal, may not support blending or export alpha */
306 unsigned alpha = 0; /* exports alpha, but may not support blending */
307 unsigned blend = 0; /* supports blending, but may not export alpha */
308 unsigned blend_alpha = 0; /* least optimal, supports blending and exports alpha */
309
310 format = radv_translate_colorformat(vk_format);
311 ntype = radv_translate_color_numformat(vk_format, desc,
312 vk_format_get_first_non_void_channel(vk_format));
313 swap = radv_translate_colorswap(vk_format, false);
314
315 /* Choose the SPI color formats. These are required values for Stoney/RB+.
316 * Other chips have multiple choices, though they are not necessarily better.
317 */
318 switch (format) {
319 case V_028C70_COLOR_5_6_5:
320 case V_028C70_COLOR_1_5_5_5:
321 case V_028C70_COLOR_5_5_5_1:
322 case V_028C70_COLOR_4_4_4_4:
323 case V_028C70_COLOR_10_11_11:
324 case V_028C70_COLOR_11_11_10:
325 case V_028C70_COLOR_8:
326 case V_028C70_COLOR_8_8:
327 case V_028C70_COLOR_8_8_8_8:
328 case V_028C70_COLOR_10_10_10_2:
329 case V_028C70_COLOR_2_10_10_10:
330 if (ntype == V_028C70_NUMBER_UINT)
331 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_UINT16_ABGR;
332 else if (ntype == V_028C70_NUMBER_SINT)
333 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_SINT16_ABGR;
334 else
335 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_FP16_ABGR;
336 break;
337
338 case V_028C70_COLOR_16:
339 case V_028C70_COLOR_16_16:
340 case V_028C70_COLOR_16_16_16_16:
341 if (ntype == V_028C70_NUMBER_UNORM ||
342 ntype == V_028C70_NUMBER_SNORM) {
343 /* UNORM16 and SNORM16 don't support blending */
344 if (ntype == V_028C70_NUMBER_UNORM)
345 normal = alpha = V_028714_SPI_SHADER_UNORM16_ABGR;
346 else
347 normal = alpha = V_028714_SPI_SHADER_SNORM16_ABGR;
348
349 /* Use 32 bits per channel for blending. */
350 if (format == V_028C70_COLOR_16) {
351 if (swap == V_028C70_SWAP_STD) { /* R */
352 blend = V_028714_SPI_SHADER_32_R;
353 blend_alpha = V_028714_SPI_SHADER_32_AR;
354 } else if (swap == V_028C70_SWAP_ALT_REV) /* A */
355 blend = blend_alpha = V_028714_SPI_SHADER_32_AR;
356 else
357 assert(0);
358 } else if (format == V_028C70_COLOR_16_16) {
359 if (swap == V_028C70_SWAP_STD) { /* RG */
360 blend = V_028714_SPI_SHADER_32_GR;
361 blend_alpha = V_028714_SPI_SHADER_32_ABGR;
362 } else if (swap == V_028C70_SWAP_ALT) /* RA */
363 blend = blend_alpha = V_028714_SPI_SHADER_32_AR;
364 else
365 assert(0);
366 } else /* 16_16_16_16 */
367 blend = blend_alpha = V_028714_SPI_SHADER_32_ABGR;
368 } else if (ntype == V_028C70_NUMBER_UINT)
369 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_UINT16_ABGR;
370 else if (ntype == V_028C70_NUMBER_SINT)
371 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_SINT16_ABGR;
372 else if (ntype == V_028C70_NUMBER_FLOAT)
373 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_FP16_ABGR;
374 else
375 assert(0);
376 break;
377
378 case V_028C70_COLOR_32:
379 if (swap == V_028C70_SWAP_STD) { /* R */
380 blend = normal = V_028714_SPI_SHADER_32_R;
381 alpha = blend_alpha = V_028714_SPI_SHADER_32_AR;
382 } else if (swap == V_028C70_SWAP_ALT_REV) /* A */
383 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_AR;
384 else
385 assert(0);
386 break;
387
388 case V_028C70_COLOR_32_32:
389 if (swap == V_028C70_SWAP_STD) { /* RG */
390 blend = normal = V_028714_SPI_SHADER_32_GR;
391 alpha = blend_alpha = V_028714_SPI_SHADER_32_ABGR;
392 } else if (swap == V_028C70_SWAP_ALT) /* RA */
393 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_AR;
394 else
395 assert(0);
396 break;
397
398 case V_028C70_COLOR_32_32_32_32:
399 case V_028C70_COLOR_8_24:
400 case V_028C70_COLOR_24_8:
401 case V_028C70_COLOR_X24_8_32_FLOAT:
402 alpha = blend = blend_alpha = normal = V_028714_SPI_SHADER_32_ABGR;
403 break;
404
405 default:
406 unreachable("unhandled blend format");
407 }
408
409 if (blend_enable && blend_need_alpha)
410 return blend_alpha;
411 else if(blend_need_alpha)
412 return alpha;
413 else if(blend_enable)
414 return blend;
415 else
416 return normal;
417 }
418
419 static void
420 radv_pipeline_compute_spi_color_formats(struct radv_pipeline *pipeline,
421 const VkGraphicsPipelineCreateInfo *pCreateInfo,
422 uint32_t blend_enable,
423 uint32_t blend_need_alpha,
424 bool single_cb_enable,
425 bool blend_mrt0_is_dual_src)
426 {
427 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
428 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
429 struct radv_blend_state *blend = &pipeline->graphics.blend;
430 unsigned col_format = 0;
431
432 for (unsigned i = 0; i < (single_cb_enable ? 1 : subpass->color_count); ++i) {
433 unsigned cf;
434
435 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED) {
436 cf = V_028714_SPI_SHADER_ZERO;
437 } else {
438 struct radv_render_pass_attachment *attachment = pass->attachments + subpass->color_attachments[i].attachment;
439
440 cf = si_choose_spi_color_format(attachment->format,
441 blend_enable & (1 << i),
442 blend_need_alpha & (1 << i));
443 }
444
445 col_format |= cf << (4 * i);
446 }
447
448 blend->cb_shader_mask = ac_get_cb_shader_mask(col_format);
449
450 if (blend_mrt0_is_dual_src)
451 col_format |= (col_format & 0xf) << 4;
452 blend->spi_shader_col_format = col_format;
453 }
454
455 static bool
456 format_is_int8(VkFormat format)
457 {
458 const struct vk_format_description *desc = vk_format_description(format);
459 int channel = vk_format_get_first_non_void_channel(format);
460
461 return channel >= 0 && desc->channel[channel].pure_integer &&
462 desc->channel[channel].size == 8;
463 }
464
465 static bool
466 format_is_int10(VkFormat format)
467 {
468 const struct vk_format_description *desc = vk_format_description(format);
469
470 if (desc->nr_channels != 4)
471 return false;
472 for (unsigned i = 0; i < 4; i++) {
473 if (desc->channel[i].pure_integer && desc->channel[i].size == 10)
474 return true;
475 }
476 return false;
477 }
478
479 unsigned radv_format_meta_fs_key(VkFormat format)
480 {
481 unsigned col_format = si_choose_spi_color_format(format, false, false) - 1;
482 bool is_int8 = format_is_int8(format);
483 bool is_int10 = format_is_int10(format);
484
485 return col_format + (is_int8 ? 3 : is_int10 ? 5 : 0);
486 }
487
488 static void
489 radv_pipeline_compute_get_int_clamp(const VkGraphicsPipelineCreateInfo *pCreateInfo,
490 unsigned *is_int8, unsigned *is_int10)
491 {
492 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
493 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
494 *is_int8 = 0;
495 *is_int10 = 0;
496
497 for (unsigned i = 0; i < subpass->color_count; ++i) {
498 struct radv_render_pass_attachment *attachment;
499
500 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED)
501 continue;
502
503 attachment = pass->attachments + subpass->color_attachments[i].attachment;
504
505 if (format_is_int8(attachment->format))
506 *is_int8 |= 1 << i;
507 if (format_is_int10(attachment->format))
508 *is_int10 |= 1 << i;
509 }
510 }
511
512 static void
513 radv_pipeline_init_blend_state(struct radv_pipeline *pipeline,
514 const VkGraphicsPipelineCreateInfo *pCreateInfo,
515 const struct radv_graphics_pipeline_create_info *extra)
516 {
517 const VkPipelineColorBlendStateCreateInfo *vkblend = pCreateInfo->pColorBlendState;
518 const VkPipelineMultisampleStateCreateInfo *vkms = pCreateInfo->pMultisampleState;
519 struct radv_blend_state *blend = &pipeline->graphics.blend;
520 unsigned mode = V_028808_CB_NORMAL;
521 uint32_t blend_enable = 0, blend_need_alpha = 0;
522 bool blend_mrt0_is_dual_src = false;
523 int i;
524 bool single_cb_enable = false;
525
526 if (!vkblend)
527 return;
528
529 if (extra && extra->custom_blend_mode) {
530 single_cb_enable = true;
531 mode = extra->custom_blend_mode;
532 }
533 blend->cb_color_control = 0;
534 if (vkblend->logicOpEnable)
535 blend->cb_color_control |= S_028808_ROP3(vkblend->logicOp | (vkblend->logicOp << 4));
536 else
537 blend->cb_color_control |= S_028808_ROP3(0xcc);
538
539 blend->db_alpha_to_mask = S_028B70_ALPHA_TO_MASK_OFFSET0(2) |
540 S_028B70_ALPHA_TO_MASK_OFFSET1(2) |
541 S_028B70_ALPHA_TO_MASK_OFFSET2(2) |
542 S_028B70_ALPHA_TO_MASK_OFFSET3(2);
543
544 if (vkms && vkms->alphaToCoverageEnable) {
545 blend->db_alpha_to_mask |= S_028B70_ALPHA_TO_MASK_ENABLE(1);
546 }
547
548 blend->cb_target_mask = 0;
549 for (i = 0; i < vkblend->attachmentCount; i++) {
550 const VkPipelineColorBlendAttachmentState *att = &vkblend->pAttachments[i];
551 unsigned blend_cntl = 0;
552 unsigned srcRGB_opt, dstRGB_opt, srcA_opt, dstA_opt;
553 VkBlendOp eqRGB = att->colorBlendOp;
554 VkBlendFactor srcRGB = att->srcColorBlendFactor;
555 VkBlendFactor dstRGB = att->dstColorBlendFactor;
556 VkBlendOp eqA = att->alphaBlendOp;
557 VkBlendFactor srcA = att->srcAlphaBlendFactor;
558 VkBlendFactor dstA = att->dstAlphaBlendFactor;
559
560 blend->sx_mrt_blend_opt[i] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED);
561
562 if (!att->colorWriteMask)
563 continue;
564
565 blend->cb_target_mask |= (unsigned)att->colorWriteMask << (4 * i);
566 if (!att->blendEnable) {
567 blend->cb_blend_control[i] = blend_cntl;
568 continue;
569 }
570
571 if (is_dual_src(srcRGB) || is_dual_src(dstRGB) || is_dual_src(srcA) || is_dual_src(dstA))
572 if (i == 0)
573 blend_mrt0_is_dual_src = true;
574
575 if (eqRGB == VK_BLEND_OP_MIN || eqRGB == VK_BLEND_OP_MAX) {
576 srcRGB = VK_BLEND_FACTOR_ONE;
577 dstRGB = VK_BLEND_FACTOR_ONE;
578 }
579 if (eqA == VK_BLEND_OP_MIN || eqA == VK_BLEND_OP_MAX) {
580 srcA = VK_BLEND_FACTOR_ONE;
581 dstA = VK_BLEND_FACTOR_ONE;
582 }
583
584 /* Blending optimizations for RB+.
585 * These transformations don't change the behavior.
586 *
587 * First, get rid of DST in the blend factors:
588 * func(src * DST, dst * 0) ---> func(src * 0, dst * SRC)
589 */
590 si_blend_remove_dst(&eqRGB, &srcRGB, &dstRGB,
591 VK_BLEND_FACTOR_DST_COLOR,
592 VK_BLEND_FACTOR_SRC_COLOR);
593
594 si_blend_remove_dst(&eqA, &srcA, &dstA,
595 VK_BLEND_FACTOR_DST_COLOR,
596 VK_BLEND_FACTOR_SRC_COLOR);
597
598 si_blend_remove_dst(&eqA, &srcA, &dstA,
599 VK_BLEND_FACTOR_DST_ALPHA,
600 VK_BLEND_FACTOR_SRC_ALPHA);
601
602 /* Look up the ideal settings from tables. */
603 srcRGB_opt = si_translate_blend_opt_factor(srcRGB, false);
604 dstRGB_opt = si_translate_blend_opt_factor(dstRGB, false);
605 srcA_opt = si_translate_blend_opt_factor(srcA, true);
606 dstA_opt = si_translate_blend_opt_factor(dstA, true);
607
608 /* Handle interdependencies. */
609 if (si_blend_factor_uses_dst(srcRGB))
610 dstRGB_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
611 if (si_blend_factor_uses_dst(srcA))
612 dstA_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_NONE;
613
614 if (srcRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE &&
615 (dstRGB == VK_BLEND_FACTOR_ZERO ||
616 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
617 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE))
618 dstRGB_opt = V_028760_BLEND_OPT_PRESERVE_NONE_IGNORE_A0;
619
620 /* Set the final value. */
621 blend->sx_mrt_blend_opt[i] =
622 S_028760_COLOR_SRC_OPT(srcRGB_opt) |
623 S_028760_COLOR_DST_OPT(dstRGB_opt) |
624 S_028760_COLOR_COMB_FCN(si_translate_blend_opt_function(eqRGB)) |
625 S_028760_ALPHA_SRC_OPT(srcA_opt) |
626 S_028760_ALPHA_DST_OPT(dstA_opt) |
627 S_028760_ALPHA_COMB_FCN(si_translate_blend_opt_function(eqA));
628 blend_cntl |= S_028780_ENABLE(1);
629
630 blend_cntl |= S_028780_COLOR_COMB_FCN(si_translate_blend_function(eqRGB));
631 blend_cntl |= S_028780_COLOR_SRCBLEND(si_translate_blend_factor(srcRGB));
632 blend_cntl |= S_028780_COLOR_DESTBLEND(si_translate_blend_factor(dstRGB));
633 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
634 blend_cntl |= S_028780_SEPARATE_ALPHA_BLEND(1);
635 blend_cntl |= S_028780_ALPHA_COMB_FCN(si_translate_blend_function(eqA));
636 blend_cntl |= S_028780_ALPHA_SRCBLEND(si_translate_blend_factor(srcA));
637 blend_cntl |= S_028780_ALPHA_DESTBLEND(si_translate_blend_factor(dstA));
638 }
639 blend->cb_blend_control[i] = blend_cntl;
640
641 blend_enable |= 1 << i;
642
643 if (srcRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
644 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA ||
645 srcRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
646 dstRGB == VK_BLEND_FACTOR_SRC_ALPHA_SATURATE ||
647 srcRGB == VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA ||
648 dstRGB == VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA)
649 blend_need_alpha |= 1 << i;
650 }
651 for (i = vkblend->attachmentCount; i < 8; i++) {
652 blend->cb_blend_control[i] = 0;
653 blend->sx_mrt_blend_opt[i] = S_028760_COLOR_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED) | S_028760_ALPHA_COMB_FCN(V_028760_OPT_COMB_BLEND_DISABLED);
654 }
655
656 /* disable RB+ for now */
657 if (pipeline->device->physical_device->has_rbplus)
658 blend->cb_color_control |= S_028808_DISABLE_DUAL_QUAD(1);
659
660 if (blend->cb_target_mask)
661 blend->cb_color_control |= S_028808_MODE(mode);
662 else
663 blend->cb_color_control |= S_028808_MODE(V_028808_CB_DISABLE);
664
665 radv_pipeline_compute_spi_color_formats(pipeline, pCreateInfo,
666 blend_enable, blend_need_alpha, single_cb_enable, blend_mrt0_is_dual_src);
667 }
668
669 static uint32_t si_translate_stencil_op(enum VkStencilOp op)
670 {
671 switch (op) {
672 case VK_STENCIL_OP_KEEP:
673 return V_02842C_STENCIL_KEEP;
674 case VK_STENCIL_OP_ZERO:
675 return V_02842C_STENCIL_ZERO;
676 case VK_STENCIL_OP_REPLACE:
677 return V_02842C_STENCIL_REPLACE_TEST;
678 case VK_STENCIL_OP_INCREMENT_AND_CLAMP:
679 return V_02842C_STENCIL_ADD_CLAMP;
680 case VK_STENCIL_OP_DECREMENT_AND_CLAMP:
681 return V_02842C_STENCIL_SUB_CLAMP;
682 case VK_STENCIL_OP_INVERT:
683 return V_02842C_STENCIL_INVERT;
684 case VK_STENCIL_OP_INCREMENT_AND_WRAP:
685 return V_02842C_STENCIL_ADD_WRAP;
686 case VK_STENCIL_OP_DECREMENT_AND_WRAP:
687 return V_02842C_STENCIL_SUB_WRAP;
688 default:
689 return 0;
690 }
691 }
692 static void
693 radv_pipeline_init_depth_stencil_state(struct radv_pipeline *pipeline,
694 const VkGraphicsPipelineCreateInfo *pCreateInfo,
695 const struct radv_graphics_pipeline_create_info *extra)
696 {
697 const VkPipelineDepthStencilStateCreateInfo *vkds = pCreateInfo->pDepthStencilState;
698 struct radv_depth_stencil_state *ds = &pipeline->graphics.ds;
699
700 if (!vkds)
701 return;
702
703 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
704 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
705 if (subpass->depth_stencil_attachment.attachment == VK_ATTACHMENT_UNUSED)
706 return;
707
708 struct radv_render_pass_attachment *attachment = pass->attachments + subpass->depth_stencil_attachment.attachment;
709 bool has_depth_attachment = vk_format_is_depth(attachment->format);
710 bool has_stencil_attachment = vk_format_is_stencil(attachment->format);
711
712 if (has_depth_attachment) {
713 ds->db_depth_control = S_028800_Z_ENABLE(vkds->depthTestEnable ? 1 : 0) |
714 S_028800_Z_WRITE_ENABLE(vkds->depthWriteEnable ? 1 : 0) |
715 S_028800_ZFUNC(vkds->depthCompareOp) |
716 S_028800_DEPTH_BOUNDS_ENABLE(vkds->depthBoundsTestEnable ? 1 : 0);
717 }
718
719 if (has_stencil_attachment && vkds->stencilTestEnable) {
720 ds->db_depth_control |= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1);
721 ds->db_depth_control |= S_028800_STENCILFUNC(vkds->front.compareOp);
722 ds->db_stencil_control |= S_02842C_STENCILFAIL(si_translate_stencil_op(vkds->front.failOp));
723 ds->db_stencil_control |= S_02842C_STENCILZPASS(si_translate_stencil_op(vkds->front.passOp));
724 ds->db_stencil_control |= S_02842C_STENCILZFAIL(si_translate_stencil_op(vkds->front.depthFailOp));
725
726 ds->db_depth_control |= S_028800_STENCILFUNC_BF(vkds->back.compareOp);
727 ds->db_stencil_control |= S_02842C_STENCILFAIL_BF(si_translate_stencil_op(vkds->back.failOp));
728 ds->db_stencil_control |= S_02842C_STENCILZPASS_BF(si_translate_stencil_op(vkds->back.passOp));
729 ds->db_stencil_control |= S_02842C_STENCILZFAIL_BF(si_translate_stencil_op(vkds->back.depthFailOp));
730 }
731
732 if (extra) {
733
734 ds->db_render_control |= S_028000_DEPTH_CLEAR_ENABLE(extra->db_depth_clear);
735 ds->db_render_control |= S_028000_STENCIL_CLEAR_ENABLE(extra->db_stencil_clear);
736
737 ds->db_render_control |= S_028000_RESUMMARIZE_ENABLE(extra->db_resummarize);
738 ds->db_render_control |= S_028000_DEPTH_COMPRESS_DISABLE(extra->db_flush_depth_inplace);
739 ds->db_render_control |= S_028000_STENCIL_COMPRESS_DISABLE(extra->db_flush_stencil_inplace);
740 ds->db_render_override2 |= S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(extra->db_depth_disable_expclear);
741 ds->db_render_override2 |= S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(extra->db_stencil_disable_expclear);
742 }
743 }
744
745 static uint32_t si_translate_fill(VkPolygonMode func)
746 {
747 switch(func) {
748 case VK_POLYGON_MODE_FILL:
749 return V_028814_X_DRAW_TRIANGLES;
750 case VK_POLYGON_MODE_LINE:
751 return V_028814_X_DRAW_LINES;
752 case VK_POLYGON_MODE_POINT:
753 return V_028814_X_DRAW_POINTS;
754 default:
755 assert(0);
756 return V_028814_X_DRAW_POINTS;
757 }
758 }
759 static void
760 radv_pipeline_init_raster_state(struct radv_pipeline *pipeline,
761 const VkGraphicsPipelineCreateInfo *pCreateInfo)
762 {
763 const VkPipelineRasterizationStateCreateInfo *vkraster = pCreateInfo->pRasterizationState;
764 struct radv_raster_state *raster = &pipeline->graphics.raster;
765
766 raster->spi_interp_control =
767 S_0286D4_FLAT_SHADE_ENA(1) |
768 S_0286D4_PNT_SPRITE_ENA(1) |
769 S_0286D4_PNT_SPRITE_OVRD_X(V_0286D4_SPI_PNT_SPRITE_SEL_S) |
770 S_0286D4_PNT_SPRITE_OVRD_Y(V_0286D4_SPI_PNT_SPRITE_SEL_T) |
771 S_0286D4_PNT_SPRITE_OVRD_Z(V_0286D4_SPI_PNT_SPRITE_SEL_0) |
772 S_0286D4_PNT_SPRITE_OVRD_W(V_0286D4_SPI_PNT_SPRITE_SEL_1) |
773 S_0286D4_PNT_SPRITE_TOP_1(0); // vulkan is top to bottom - 1.0 at bottom
774
775
776 raster->pa_cl_clip_cntl = S_028810_PS_UCP_MODE(3) |
777 S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions.
778 S_028810_ZCLIP_NEAR_DISABLE(vkraster->depthClampEnable ? 1 : 0) |
779 S_028810_ZCLIP_FAR_DISABLE(vkraster->depthClampEnable ? 1 : 0) |
780 S_028810_DX_RASTERIZATION_KILL(vkraster->rasterizerDiscardEnable ? 1 : 0) |
781 S_028810_DX_LINEAR_ATTR_CLIP_ENA(1);
782
783 raster->pa_su_vtx_cntl =
784 S_028BE4_PIX_CENTER(1) | // TODO verify
785 S_028BE4_ROUND_MODE(V_028BE4_X_ROUND_TO_EVEN) |
786 S_028BE4_QUANT_MODE(V_028BE4_X_16_8_FIXED_POINT_1_256TH);
787
788 raster->pa_su_sc_mode_cntl =
789 S_028814_FACE(vkraster->frontFace) |
790 S_028814_CULL_FRONT(!!(vkraster->cullMode & VK_CULL_MODE_FRONT_BIT)) |
791 S_028814_CULL_BACK(!!(vkraster->cullMode & VK_CULL_MODE_BACK_BIT)) |
792 S_028814_POLY_MODE(vkraster->polygonMode != VK_POLYGON_MODE_FILL) |
793 S_028814_POLYMODE_FRONT_PTYPE(si_translate_fill(vkraster->polygonMode)) |
794 S_028814_POLYMODE_BACK_PTYPE(si_translate_fill(vkraster->polygonMode)) |
795 S_028814_POLY_OFFSET_FRONT_ENABLE(vkraster->depthBiasEnable ? 1 : 0) |
796 S_028814_POLY_OFFSET_BACK_ENABLE(vkraster->depthBiasEnable ? 1 : 0) |
797 S_028814_POLY_OFFSET_PARA_ENABLE(vkraster->depthBiasEnable ? 1 : 0);
798
799 }
800
801 static void
802 radv_pipeline_init_multisample_state(struct radv_pipeline *pipeline,
803 const VkGraphicsPipelineCreateInfo *pCreateInfo)
804 {
805 const VkPipelineMultisampleStateCreateInfo *vkms = pCreateInfo->pMultisampleState;
806 struct radv_multisample_state *ms = &pipeline->graphics.ms;
807 unsigned num_tile_pipes = pipeline->device->physical_device->rad_info.num_tile_pipes;
808 int ps_iter_samples = 1;
809 uint32_t mask = 0xffff;
810
811 if (vkms)
812 ms->num_samples = vkms->rasterizationSamples;
813 else
814 ms->num_samples = 1;
815
816 if (vkms && vkms->sampleShadingEnable) {
817 ps_iter_samples = ceil(vkms->minSampleShading * ms->num_samples);
818 } else if (pipeline->shaders[MESA_SHADER_FRAGMENT]->info.info.ps.force_persample) {
819 ps_iter_samples = ms->num_samples;
820 }
821
822 ms->pa_sc_line_cntl = S_028BDC_DX10_DIAMOND_TEST_ENA(1);
823 ms->pa_sc_aa_config = 0;
824 ms->db_eqaa = S_028804_HIGH_QUALITY_INTERSECTIONS(1) |
825 S_028804_STATIC_ANCHOR_ASSOCIATIONS(1);
826 ms->pa_sc_mode_cntl_1 =
827 S_028A4C_WALK_FENCE_ENABLE(1) | //TODO linear dst fixes
828 S_028A4C_WALK_FENCE_SIZE(num_tile_pipes == 2 ? 2 : 3) |
829 /* always 1: */
830 S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(1) |
831 S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(1) |
832 S_028A4C_TILE_WALK_ORDER_ENABLE(1) |
833 S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(1) |
834 S_028A4C_FORCE_EOV_CNTDWN_ENABLE(1) |
835 S_028A4C_FORCE_EOV_REZ_ENABLE(1);
836 ms->pa_sc_mode_cntl_0 = S_028A48_ALTERNATE_RBS_PER_TILE(pipeline->device->physical_device->rad_info.chip_class >= GFX9);
837
838 if (ms->num_samples > 1) {
839 unsigned log_samples = util_logbase2(ms->num_samples);
840 unsigned log_ps_iter_samples = util_logbase2(util_next_power_of_two(ps_iter_samples));
841 ms->pa_sc_mode_cntl_0 |= S_028A48_MSAA_ENABLE(1);
842 ms->pa_sc_line_cntl |= S_028BDC_EXPAND_LINE_WIDTH(1); /* CM_R_028BDC_PA_SC_LINE_CNTL */
843 ms->db_eqaa |= S_028804_MAX_ANCHOR_SAMPLES(log_samples) |
844 S_028804_PS_ITER_SAMPLES(log_ps_iter_samples) |
845 S_028804_MASK_EXPORT_NUM_SAMPLES(log_samples) |
846 S_028804_ALPHA_TO_MASK_NUM_SAMPLES(log_samples);
847 ms->pa_sc_aa_config |= S_028BE0_MSAA_NUM_SAMPLES(log_samples) |
848 S_028BE0_MAX_SAMPLE_DIST(radv_cayman_get_maxdist(log_samples)) |
849 S_028BE0_MSAA_EXPOSED_SAMPLES(log_samples); /* CM_R_028BE0_PA_SC_AA_CONFIG */
850 ms->pa_sc_mode_cntl_1 |= S_028A4C_PS_ITER_SAMPLE(ps_iter_samples > 1);
851 }
852
853 const struct VkPipelineRasterizationStateRasterizationOrderAMD *raster_order =
854 vk_find_struct_const(pCreateInfo->pRasterizationState->pNext, PIPELINE_RASTERIZATION_STATE_RASTERIZATION_ORDER_AMD);
855 if (raster_order && raster_order->rasterizationOrder == VK_RASTERIZATION_ORDER_RELAXED_AMD) {
856 ms->pa_sc_mode_cntl_1 |= S_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(1) |
857 S_028A4C_OUT_OF_ORDER_WATER_MARK(0x7);
858 }
859
860 if (vkms && vkms->pSampleMask) {
861 mask = vkms->pSampleMask[0] & 0xffff;
862 }
863
864 ms->pa_sc_aa_mask[0] = mask | (mask << 16);
865 ms->pa_sc_aa_mask[1] = mask | (mask << 16);
866 }
867
868 static bool
869 radv_prim_can_use_guardband(enum VkPrimitiveTopology topology)
870 {
871 switch (topology) {
872 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
873 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
874 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
875 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
876 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
877 return false;
878 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
879 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
880 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
881 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
882 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
883 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
884 return true;
885 default:
886 unreachable("unhandled primitive type");
887 }
888 }
889
890 static uint32_t
891 si_translate_prim(enum VkPrimitiveTopology topology)
892 {
893 switch (topology) {
894 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
895 return V_008958_DI_PT_POINTLIST;
896 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
897 return V_008958_DI_PT_LINELIST;
898 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
899 return V_008958_DI_PT_LINESTRIP;
900 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
901 return V_008958_DI_PT_TRILIST;
902 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
903 return V_008958_DI_PT_TRISTRIP;
904 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
905 return V_008958_DI_PT_TRIFAN;
906 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
907 return V_008958_DI_PT_LINELIST_ADJ;
908 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
909 return V_008958_DI_PT_LINESTRIP_ADJ;
910 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
911 return V_008958_DI_PT_TRILIST_ADJ;
912 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
913 return V_008958_DI_PT_TRISTRIP_ADJ;
914 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
915 return V_008958_DI_PT_PATCH;
916 default:
917 assert(0);
918 return 0;
919 }
920 }
921
922 static uint32_t
923 si_conv_gl_prim_to_gs_out(unsigned gl_prim)
924 {
925 switch (gl_prim) {
926 case 0: /* GL_POINTS */
927 return V_028A6C_OUTPRIM_TYPE_POINTLIST;
928 case 1: /* GL_LINES */
929 case 3: /* GL_LINE_STRIP */
930 case 0xA: /* GL_LINE_STRIP_ADJACENCY_ARB */
931 case 0x8E7A: /* GL_ISOLINES */
932 return V_028A6C_OUTPRIM_TYPE_LINESTRIP;
933
934 case 4: /* GL_TRIANGLES */
935 case 0xc: /* GL_TRIANGLES_ADJACENCY_ARB */
936 case 5: /* GL_TRIANGLE_STRIP */
937 case 7: /* GL_QUADS */
938 return V_028A6C_OUTPRIM_TYPE_TRISTRIP;
939 default:
940 assert(0);
941 return 0;
942 }
943 }
944
945 static uint32_t
946 si_conv_prim_to_gs_out(enum VkPrimitiveTopology topology)
947 {
948 switch (topology) {
949 case VK_PRIMITIVE_TOPOLOGY_POINT_LIST:
950 case VK_PRIMITIVE_TOPOLOGY_PATCH_LIST:
951 return V_028A6C_OUTPRIM_TYPE_POINTLIST;
952 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST:
953 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP:
954 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
955 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
956 return V_028A6C_OUTPRIM_TYPE_LINESTRIP;
957 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST:
958 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP:
959 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_FAN:
960 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
961 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
962 return V_028A6C_OUTPRIM_TYPE_TRISTRIP;
963 default:
964 assert(0);
965 return 0;
966 }
967 }
968
969 static unsigned si_map_swizzle(unsigned swizzle)
970 {
971 switch (swizzle) {
972 case VK_SWIZZLE_Y:
973 return V_008F0C_SQ_SEL_Y;
974 case VK_SWIZZLE_Z:
975 return V_008F0C_SQ_SEL_Z;
976 case VK_SWIZZLE_W:
977 return V_008F0C_SQ_SEL_W;
978 case VK_SWIZZLE_0:
979 return V_008F0C_SQ_SEL_0;
980 case VK_SWIZZLE_1:
981 return V_008F0C_SQ_SEL_1;
982 default: /* VK_SWIZZLE_X */
983 return V_008F0C_SQ_SEL_X;
984 }
985 }
986
987
988 static unsigned radv_dynamic_state_mask(VkDynamicState state)
989 {
990 switch(state) {
991 case VK_DYNAMIC_STATE_VIEWPORT:
992 return RADV_DYNAMIC_VIEWPORT;
993 case VK_DYNAMIC_STATE_SCISSOR:
994 return RADV_DYNAMIC_SCISSOR;
995 case VK_DYNAMIC_STATE_LINE_WIDTH:
996 return RADV_DYNAMIC_LINE_WIDTH;
997 case VK_DYNAMIC_STATE_DEPTH_BIAS:
998 return RADV_DYNAMIC_DEPTH_BIAS;
999 case VK_DYNAMIC_STATE_BLEND_CONSTANTS:
1000 return RADV_DYNAMIC_BLEND_CONSTANTS;
1001 case VK_DYNAMIC_STATE_DEPTH_BOUNDS:
1002 return RADV_DYNAMIC_DEPTH_BOUNDS;
1003 case VK_DYNAMIC_STATE_STENCIL_COMPARE_MASK:
1004 return RADV_DYNAMIC_STENCIL_COMPARE_MASK;
1005 case VK_DYNAMIC_STATE_STENCIL_WRITE_MASK:
1006 return RADV_DYNAMIC_STENCIL_WRITE_MASK;
1007 case VK_DYNAMIC_STATE_STENCIL_REFERENCE:
1008 return RADV_DYNAMIC_STENCIL_REFERENCE;
1009 default:
1010 unreachable("Unhandled dynamic state");
1011 }
1012 }
1013
1014 static void
1015 radv_pipeline_init_dynamic_state(struct radv_pipeline *pipeline,
1016 const VkGraphicsPipelineCreateInfo *pCreateInfo)
1017 {
1018 uint32_t states = RADV_DYNAMIC_ALL;
1019 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
1020 struct radv_subpass *subpass = &pass->subpasses[pCreateInfo->subpass];
1021
1022 pipeline->dynamic_state = default_dynamic_state;
1023
1024 if (pCreateInfo->pDynamicState) {
1025 /* Remove all of the states that are marked as dynamic */
1026 uint32_t count = pCreateInfo->pDynamicState->dynamicStateCount;
1027 for (uint32_t s = 0; s < count; s++)
1028 states &= ~radv_dynamic_state_mask(pCreateInfo->pDynamicState->pDynamicStates[s]);
1029 }
1030
1031 struct radv_dynamic_state *dynamic = &pipeline->dynamic_state;
1032
1033 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1034 *
1035 * pViewportState is [...] NULL if the pipeline
1036 * has rasterization disabled.
1037 */
1038 if (!pCreateInfo->pRasterizationState->rasterizerDiscardEnable) {
1039 assert(pCreateInfo->pViewportState);
1040
1041 dynamic->viewport.count = pCreateInfo->pViewportState->viewportCount;
1042 if (states & RADV_DYNAMIC_VIEWPORT) {
1043 typed_memcpy(dynamic->viewport.viewports,
1044 pCreateInfo->pViewportState->pViewports,
1045 pCreateInfo->pViewportState->viewportCount);
1046 }
1047
1048 dynamic->scissor.count = pCreateInfo->pViewportState->scissorCount;
1049 if (states & RADV_DYNAMIC_SCISSOR) {
1050 typed_memcpy(dynamic->scissor.scissors,
1051 pCreateInfo->pViewportState->pScissors,
1052 pCreateInfo->pViewportState->scissorCount);
1053 }
1054 }
1055
1056 if (states & RADV_DYNAMIC_LINE_WIDTH) {
1057 assert(pCreateInfo->pRasterizationState);
1058 dynamic->line_width = pCreateInfo->pRasterizationState->lineWidth;
1059 }
1060
1061 if (states & RADV_DYNAMIC_DEPTH_BIAS) {
1062 assert(pCreateInfo->pRasterizationState);
1063 dynamic->depth_bias.bias =
1064 pCreateInfo->pRasterizationState->depthBiasConstantFactor;
1065 dynamic->depth_bias.clamp =
1066 pCreateInfo->pRasterizationState->depthBiasClamp;
1067 dynamic->depth_bias.slope =
1068 pCreateInfo->pRasterizationState->depthBiasSlopeFactor;
1069 }
1070
1071 /* Section 9.2 of the Vulkan 1.0.15 spec says:
1072 *
1073 * pColorBlendState is [...] NULL if the pipeline has rasterization
1074 * disabled or if the subpass of the render pass the pipeline is
1075 * created against does not use any color attachments.
1076 */
1077 bool uses_color_att = false;
1078 for (unsigned i = 0; i < subpass->color_count; ++i) {
1079 if (subpass->color_attachments[i].attachment != VK_ATTACHMENT_UNUSED) {
1080 uses_color_att = true;
1081 break;
1082 }
1083 }
1084
1085 if (uses_color_att && states & RADV_DYNAMIC_BLEND_CONSTANTS) {
1086 assert(pCreateInfo->pColorBlendState);
1087 typed_memcpy(dynamic->blend_constants,
1088 pCreateInfo->pColorBlendState->blendConstants, 4);
1089 }
1090
1091 /* If there is no depthstencil attachment, then don't read
1092 * pDepthStencilState. The Vulkan spec states that pDepthStencilState may
1093 * be NULL in this case. Even if pDepthStencilState is non-NULL, there is
1094 * no need to override the depthstencil defaults in
1095 * radv_pipeline::dynamic_state when there is no depthstencil attachment.
1096 *
1097 * Section 9.2 of the Vulkan 1.0.15 spec says:
1098 *
1099 * pDepthStencilState is [...] NULL if the pipeline has rasterization
1100 * disabled or if the subpass of the render pass the pipeline is created
1101 * against does not use a depth/stencil attachment.
1102 */
1103 if (!pCreateInfo->pRasterizationState->rasterizerDiscardEnable &&
1104 subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
1105 assert(pCreateInfo->pDepthStencilState);
1106
1107 if (states & RADV_DYNAMIC_DEPTH_BOUNDS) {
1108 dynamic->depth_bounds.min =
1109 pCreateInfo->pDepthStencilState->minDepthBounds;
1110 dynamic->depth_bounds.max =
1111 pCreateInfo->pDepthStencilState->maxDepthBounds;
1112 }
1113
1114 if (states & RADV_DYNAMIC_STENCIL_COMPARE_MASK) {
1115 dynamic->stencil_compare_mask.front =
1116 pCreateInfo->pDepthStencilState->front.compareMask;
1117 dynamic->stencil_compare_mask.back =
1118 pCreateInfo->pDepthStencilState->back.compareMask;
1119 }
1120
1121 if (states & RADV_DYNAMIC_STENCIL_WRITE_MASK) {
1122 dynamic->stencil_write_mask.front =
1123 pCreateInfo->pDepthStencilState->front.writeMask;
1124 dynamic->stencil_write_mask.back =
1125 pCreateInfo->pDepthStencilState->back.writeMask;
1126 }
1127
1128 if (states & RADV_DYNAMIC_STENCIL_REFERENCE) {
1129 dynamic->stencil_reference.front =
1130 pCreateInfo->pDepthStencilState->front.reference;
1131 dynamic->stencil_reference.back =
1132 pCreateInfo->pDepthStencilState->back.reference;
1133 }
1134 }
1135
1136 pipeline->dynamic_state.mask = states;
1137 }
1138
1139 static void calculate_gfx9_gs_info(const VkGraphicsPipelineCreateInfo *pCreateInfo,
1140 struct radv_pipeline *pipeline)
1141 {
1142 struct ac_shader_variant_info *gs_info = &pipeline->shaders[MESA_SHADER_GEOMETRY]->info;
1143 struct ac_es_output_info *es_info = radv_pipeline_has_tess(pipeline) ?
1144 &gs_info->tes.es_info : &gs_info->vs.es_info;
1145 unsigned gs_num_invocations = MAX2(gs_info->gs.invocations, 1);
1146 bool uses_adjacency;
1147 switch(pCreateInfo->pInputAssemblyState->topology) {
1148 case VK_PRIMITIVE_TOPOLOGY_LINE_LIST_WITH_ADJACENCY:
1149 case VK_PRIMITIVE_TOPOLOGY_LINE_STRIP_WITH_ADJACENCY:
1150 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST_WITH_ADJACENCY:
1151 case VK_PRIMITIVE_TOPOLOGY_TRIANGLE_STRIP_WITH_ADJACENCY:
1152 uses_adjacency = true;
1153 break;
1154 default:
1155 uses_adjacency = false;
1156 break;
1157 }
1158
1159 /* All these are in dwords: */
1160 /* We can't allow using the whole LDS, because GS waves compete with
1161 * other shader stages for LDS space. */
1162 const unsigned max_lds_size = 8 * 1024;
1163 const unsigned esgs_itemsize = es_info->esgs_itemsize / 4;
1164 unsigned esgs_lds_size;
1165
1166 /* All these are per subgroup: */
1167 const unsigned max_out_prims = 32 * 1024;
1168 const unsigned max_es_verts = 255;
1169 const unsigned ideal_gs_prims = 64;
1170 unsigned max_gs_prims, gs_prims;
1171 unsigned min_es_verts, es_verts, worst_case_es_verts;
1172
1173 if (uses_adjacency || gs_num_invocations > 1)
1174 max_gs_prims = 127 / gs_num_invocations;
1175 else
1176 max_gs_prims = 255;
1177
1178 /* MAX_PRIMS_PER_SUBGROUP = gs_prims * max_vert_out * gs_invocations.
1179 * Make sure we don't go over the maximum value.
1180 */
1181 if (gs_info->gs.vertices_out > 0) {
1182 max_gs_prims = MIN2(max_gs_prims,
1183 max_out_prims /
1184 (gs_info->gs.vertices_out * gs_num_invocations));
1185 }
1186 assert(max_gs_prims > 0);
1187
1188 /* If the primitive has adjacency, halve the number of vertices
1189 * that will be reused in multiple primitives.
1190 */
1191 min_es_verts = gs_info->gs.vertices_in / (uses_adjacency ? 2 : 1);
1192
1193 gs_prims = MIN2(ideal_gs_prims, max_gs_prims);
1194 worst_case_es_verts = MIN2(min_es_verts * gs_prims, max_es_verts);
1195
1196 /* Compute ESGS LDS size based on the worst case number of ES vertices
1197 * needed to create the target number of GS prims per subgroup.
1198 */
1199 esgs_lds_size = esgs_itemsize * worst_case_es_verts;
1200
1201 /* If total LDS usage is too big, refactor partitions based on ratio
1202 * of ESGS item sizes.
1203 */
1204 if (esgs_lds_size > max_lds_size) {
1205 /* Our target GS Prims Per Subgroup was too large. Calculate
1206 * the maximum number of GS Prims Per Subgroup that will fit
1207 * into LDS, capped by the maximum that the hardware can support.
1208 */
1209 gs_prims = MIN2((max_lds_size / (esgs_itemsize * min_es_verts)),
1210 max_gs_prims);
1211 assert(gs_prims > 0);
1212 worst_case_es_verts = MIN2(min_es_verts * gs_prims,
1213 max_es_verts);
1214
1215 esgs_lds_size = esgs_itemsize * worst_case_es_verts;
1216 assert(esgs_lds_size <= max_lds_size);
1217 }
1218
1219 /* Now calculate remaining ESGS information. */
1220 if (esgs_lds_size)
1221 es_verts = MIN2(esgs_lds_size / esgs_itemsize, max_es_verts);
1222 else
1223 es_verts = max_es_verts;
1224
1225 /* Vertices for adjacency primitives are not always reused, so restore
1226 * it for ES_VERTS_PER_SUBGRP.
1227 */
1228 min_es_verts = gs_info->gs.vertices_in;
1229
1230 /* For normal primitives, the VGT only checks if they are past the ES
1231 * verts per subgroup after allocating a full GS primitive and if they
1232 * are, kick off a new subgroup. But if those additional ES verts are
1233 * unique (e.g. not reused) we need to make sure there is enough LDS
1234 * space to account for those ES verts beyond ES_VERTS_PER_SUBGRP.
1235 */
1236 es_verts -= min_es_verts - 1;
1237
1238 uint32_t es_verts_per_subgroup = es_verts;
1239 uint32_t gs_prims_per_subgroup = gs_prims;
1240 uint32_t gs_inst_prims_in_subgroup = gs_prims * gs_num_invocations;
1241 uint32_t max_prims_per_subgroup = gs_inst_prims_in_subgroup * gs_info->gs.vertices_out;
1242 pipeline->graphics.gs.lds_size = align(esgs_lds_size, 128) / 128;
1243 pipeline->graphics.gs.vgt_gs_onchip_cntl =
1244 S_028A44_ES_VERTS_PER_SUBGRP(es_verts_per_subgroup) |
1245 S_028A44_GS_PRIMS_PER_SUBGRP(gs_prims_per_subgroup) |
1246 S_028A44_GS_INST_PRIMS_IN_SUBGRP(gs_inst_prims_in_subgroup);
1247 pipeline->graphics.gs.vgt_gs_max_prims_per_subgroup =
1248 S_028A94_MAX_PRIMS_PER_SUBGROUP(max_prims_per_subgroup);
1249 pipeline->graphics.gs.vgt_esgs_ring_itemsize = esgs_itemsize;
1250 assert(max_prims_per_subgroup <= max_out_prims);
1251 }
1252
1253 static void
1254 calculate_gs_ring_sizes(struct radv_pipeline *pipeline)
1255 {
1256 struct radv_device *device = pipeline->device;
1257 unsigned num_se = device->physical_device->rad_info.max_se;
1258 unsigned wave_size = 64;
1259 unsigned max_gs_waves = 32 * num_se; /* max 32 per SE on GCN */
1260 unsigned gs_vertex_reuse = 16 * num_se; /* GS_VERTEX_REUSE register (per SE) */
1261 unsigned alignment = 256 * num_se;
1262 /* The maximum size is 63.999 MB per SE. */
1263 unsigned max_size = ((unsigned)(63.999 * 1024 * 1024) & ~255) * num_se;
1264 struct ac_shader_variant_info *gs_info = &pipeline->shaders[MESA_SHADER_GEOMETRY]->info;
1265 struct ac_es_output_info *es_info;
1266 if (pipeline->device->physical_device->rad_info.chip_class >= GFX9)
1267 es_info = radv_pipeline_has_tess(pipeline) ? &gs_info->tes.es_info : &gs_info->vs.es_info;
1268 else
1269 es_info = radv_pipeline_has_tess(pipeline) ?
1270 &pipeline->shaders[MESA_SHADER_TESS_EVAL]->info.tes.es_info :
1271 &pipeline->shaders[MESA_SHADER_VERTEX]->info.vs.es_info;
1272
1273 /* Calculate the minimum size. */
1274 unsigned min_esgs_ring_size = align(es_info->esgs_itemsize * gs_vertex_reuse *
1275 wave_size, alignment);
1276 /* These are recommended sizes, not minimum sizes. */
1277 unsigned esgs_ring_size = max_gs_waves * 2 * wave_size *
1278 es_info->esgs_itemsize * gs_info->gs.vertices_in;
1279 unsigned gsvs_ring_size = max_gs_waves * 2 * wave_size *
1280 gs_info->gs.max_gsvs_emit_size * 1; // no streams in VK (gs->max_gs_stream + 1);
1281
1282 min_esgs_ring_size = align(min_esgs_ring_size, alignment);
1283 esgs_ring_size = align(esgs_ring_size, alignment);
1284 gsvs_ring_size = align(gsvs_ring_size, alignment);
1285
1286 if (pipeline->device->physical_device->rad_info.chip_class <= VI)
1287 pipeline->graphics.esgs_ring_size = CLAMP(esgs_ring_size, min_esgs_ring_size, max_size);
1288
1289 pipeline->graphics.gs.vgt_esgs_ring_itemsize = es_info->esgs_itemsize / 4;
1290 pipeline->graphics.gsvs_ring_size = MIN2(gsvs_ring_size, max_size);
1291 }
1292
1293 static void si_multiwave_lds_size_workaround(struct radv_device *device,
1294 unsigned *lds_size)
1295 {
1296 /* SPI barrier management bug:
1297 * Make sure we have at least 4k of LDS in use to avoid the bug.
1298 * It applies to workgroup sizes of more than one wavefront.
1299 */
1300 if (device->physical_device->rad_info.family == CHIP_BONAIRE ||
1301 device->physical_device->rad_info.family == CHIP_KABINI ||
1302 device->physical_device->rad_info.family == CHIP_MULLINS)
1303 *lds_size = MAX2(*lds_size, 8);
1304 }
1305
1306 struct radv_shader_variant *
1307 radv_get_vertex_shader(struct radv_pipeline *pipeline)
1308 {
1309 if (pipeline->shaders[MESA_SHADER_VERTEX])
1310 return pipeline->shaders[MESA_SHADER_VERTEX];
1311 if (pipeline->shaders[MESA_SHADER_TESS_CTRL])
1312 return pipeline->shaders[MESA_SHADER_TESS_CTRL];
1313 return pipeline->shaders[MESA_SHADER_GEOMETRY];
1314 }
1315
1316 static struct radv_shader_variant *
1317 radv_get_tess_eval_shader(struct radv_pipeline *pipeline)
1318 {
1319 if (pipeline->shaders[MESA_SHADER_TESS_EVAL])
1320 return pipeline->shaders[MESA_SHADER_TESS_EVAL];
1321 return pipeline->shaders[MESA_SHADER_GEOMETRY];
1322 }
1323
1324 static void
1325 calculate_tess_state(struct radv_pipeline *pipeline,
1326 const VkGraphicsPipelineCreateInfo *pCreateInfo)
1327 {
1328 unsigned num_tcs_input_cp = pCreateInfo->pTessellationState->patchControlPoints;
1329 unsigned num_tcs_output_cp, num_tcs_inputs, num_tcs_outputs;
1330 unsigned num_tcs_patch_outputs;
1331 unsigned input_vertex_size, output_vertex_size, pervertex_output_patch_size;
1332 unsigned input_patch_size, output_patch_size, output_patch0_offset;
1333 unsigned lds_size, hardware_lds_size;
1334 unsigned perpatch_output_offset;
1335 unsigned num_patches;
1336 struct radv_tessellation_state *tess = &pipeline->graphics.tess;
1337
1338 /* This calculates how shader inputs and outputs among VS, TCS, and TES
1339 * are laid out in LDS. */
1340 num_tcs_inputs = util_last_bit64(radv_get_vertex_shader(pipeline)->info.vs.outputs_written);
1341
1342 num_tcs_outputs = util_last_bit64(pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.outputs_written); //tcs->outputs_written
1343 num_tcs_output_cp = pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.tcs_vertices_out; //TCS VERTICES OUT
1344 num_tcs_patch_outputs = util_last_bit64(pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.tcs.patch_outputs_written);
1345
1346 /* Ensure that we only need one wave per SIMD so we don't need to check
1347 * resource usage. Also ensures that the number of tcs in and out
1348 * vertices per threadgroup are at most 256.
1349 */
1350 input_vertex_size = num_tcs_inputs * 16;
1351 output_vertex_size = num_tcs_outputs * 16;
1352
1353 input_patch_size = num_tcs_input_cp * input_vertex_size;
1354
1355 pervertex_output_patch_size = num_tcs_output_cp * output_vertex_size;
1356 output_patch_size = pervertex_output_patch_size + num_tcs_patch_outputs * 16;
1357 /* Ensure that we only need one wave per SIMD so we don't need to check
1358 * resource usage. Also ensures that the number of tcs in and out
1359 * vertices per threadgroup are at most 256.
1360 */
1361 num_patches = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp) * 4;
1362
1363 /* Make sure that the data fits in LDS. This assumes the shaders only
1364 * use LDS for the inputs and outputs.
1365 */
1366 hardware_lds_size = pipeline->device->physical_device->rad_info.chip_class >= CIK ? 65536 : 32768;
1367 num_patches = MIN2(num_patches, hardware_lds_size / (input_patch_size + output_patch_size));
1368
1369 /* Make sure the output data fits in the offchip buffer */
1370 num_patches = MIN2(num_patches,
1371 (pipeline->device->tess_offchip_block_dw_size * 4) /
1372 output_patch_size);
1373
1374 /* Not necessary for correctness, but improves performance. The
1375 * specific value is taken from the proprietary driver.
1376 */
1377 num_patches = MIN2(num_patches, 40);
1378
1379 /* SI bug workaround - limit LS-HS threadgroups to only one wave. */
1380 if (pipeline->device->physical_device->rad_info.chip_class == SI) {
1381 unsigned one_wave = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp);
1382 num_patches = MIN2(num_patches, one_wave);
1383 }
1384
1385 output_patch0_offset = input_patch_size * num_patches;
1386 perpatch_output_offset = output_patch0_offset + pervertex_output_patch_size;
1387
1388 lds_size = output_patch0_offset + output_patch_size * num_patches;
1389
1390 if (pipeline->device->physical_device->rad_info.chip_class >= CIK) {
1391 assert(lds_size <= 65536);
1392 lds_size = align(lds_size, 512) / 512;
1393 } else {
1394 assert(lds_size <= 32768);
1395 lds_size = align(lds_size, 256) / 256;
1396 }
1397 si_multiwave_lds_size_workaround(pipeline->device, &lds_size);
1398
1399 tess->lds_size = lds_size;
1400
1401 tess->tcs_in_layout = (input_patch_size / 4) |
1402 ((input_vertex_size / 4) << 13);
1403 tess->tcs_out_layout = (output_patch_size / 4) |
1404 ((output_vertex_size / 4) << 13);
1405 tess->tcs_out_offsets = (output_patch0_offset / 16) |
1406 ((perpatch_output_offset / 16) << 16);
1407 tess->offchip_layout = (pervertex_output_patch_size * num_patches << 16) |
1408 (num_tcs_output_cp << 9) | num_patches;
1409
1410 tess->ls_hs_config = S_028B58_NUM_PATCHES(num_patches) |
1411 S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp) |
1412 S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp);
1413 tess->num_patches = num_patches;
1414 tess->num_tcs_input_cp = num_tcs_input_cp;
1415
1416 struct radv_shader_variant *tes = radv_get_tess_eval_shader(pipeline);
1417 unsigned type = 0, partitioning = 0, topology = 0, distribution_mode = 0;
1418
1419 switch (tes->info.tes.primitive_mode) {
1420 case GL_TRIANGLES:
1421 type = V_028B6C_TESS_TRIANGLE;
1422 break;
1423 case GL_QUADS:
1424 type = V_028B6C_TESS_QUAD;
1425 break;
1426 case GL_ISOLINES:
1427 type = V_028B6C_TESS_ISOLINE;
1428 break;
1429 }
1430
1431 switch (tes->info.tes.spacing) {
1432 case TESS_SPACING_EQUAL:
1433 partitioning = V_028B6C_PART_INTEGER;
1434 break;
1435 case TESS_SPACING_FRACTIONAL_ODD:
1436 partitioning = V_028B6C_PART_FRAC_ODD;
1437 break;
1438 case TESS_SPACING_FRACTIONAL_EVEN:
1439 partitioning = V_028B6C_PART_FRAC_EVEN;
1440 break;
1441 default:
1442 break;
1443 }
1444
1445 bool ccw = tes->info.tes.ccw;
1446 const VkPipelineTessellationDomainOriginStateCreateInfoKHR *domain_origin_state =
1447 vk_find_struct_const(pCreateInfo->pTessellationState,
1448 PIPELINE_TESSELLATION_DOMAIN_ORIGIN_STATE_CREATE_INFO_KHR);
1449
1450 if (domain_origin_state && domain_origin_state->domainOrigin != VK_TESSELLATION_DOMAIN_ORIGIN_UPPER_LEFT_KHR)
1451 ccw = !ccw;
1452
1453 if (tes->info.tes.point_mode)
1454 topology = V_028B6C_OUTPUT_POINT;
1455 else if (tes->info.tes.primitive_mode == GL_ISOLINES)
1456 topology = V_028B6C_OUTPUT_LINE;
1457 else if (ccw)
1458 topology = V_028B6C_OUTPUT_TRIANGLE_CCW;
1459 else
1460 topology = V_028B6C_OUTPUT_TRIANGLE_CW;
1461
1462 if (pipeline->device->has_distributed_tess) {
1463 if (pipeline->device->physical_device->rad_info.family == CHIP_FIJI ||
1464 pipeline->device->physical_device->rad_info.family >= CHIP_POLARIS10)
1465 distribution_mode = V_028B6C_DISTRIBUTION_MODE_TRAPEZOIDS;
1466 else
1467 distribution_mode = V_028B6C_DISTRIBUTION_MODE_DONUTS;
1468 } else
1469 distribution_mode = V_028B6C_DISTRIBUTION_MODE_NO_DIST;
1470
1471 tess->tf_param = S_028B6C_TYPE(type) |
1472 S_028B6C_PARTITIONING(partitioning) |
1473 S_028B6C_TOPOLOGY(topology) |
1474 S_028B6C_DISTRIBUTION_MODE(distribution_mode);
1475 }
1476
1477 static const struct radv_prim_vertex_count prim_size_table[] = {
1478 [V_008958_DI_PT_NONE] = {0, 0},
1479 [V_008958_DI_PT_POINTLIST] = {1, 1},
1480 [V_008958_DI_PT_LINELIST] = {2, 2},
1481 [V_008958_DI_PT_LINESTRIP] = {2, 1},
1482 [V_008958_DI_PT_TRILIST] = {3, 3},
1483 [V_008958_DI_PT_TRIFAN] = {3, 1},
1484 [V_008958_DI_PT_TRISTRIP] = {3, 1},
1485 [V_008958_DI_PT_LINELIST_ADJ] = {4, 4},
1486 [V_008958_DI_PT_LINESTRIP_ADJ] = {4, 1},
1487 [V_008958_DI_PT_TRILIST_ADJ] = {6, 6},
1488 [V_008958_DI_PT_TRISTRIP_ADJ] = {6, 2},
1489 [V_008958_DI_PT_RECTLIST] = {3, 3},
1490 [V_008958_DI_PT_LINELOOP] = {2, 1},
1491 [V_008958_DI_PT_POLYGON] = {3, 1},
1492 [V_008958_DI_PT_2D_TRI_STRIP] = {0, 0},
1493 };
1494
1495 static struct ac_vs_output_info *get_vs_output_info(struct radv_pipeline *pipeline)
1496 {
1497 if (radv_pipeline_has_gs(pipeline))
1498 return &pipeline->gs_copy_shader->info.vs.outinfo;
1499 else if (radv_pipeline_has_tess(pipeline))
1500 return &pipeline->shaders[MESA_SHADER_TESS_EVAL]->info.tes.outinfo;
1501 else
1502 return &pipeline->shaders[MESA_SHADER_VERTEX]->info.vs.outinfo;
1503 }
1504
1505 static void calculate_vgt_gs_mode(struct radv_pipeline *pipeline)
1506 {
1507 struct ac_vs_output_info *outinfo = get_vs_output_info(pipeline);
1508
1509 pipeline->graphics.vgt_primitiveid_en = false;
1510 pipeline->graphics.vgt_gs_mode = 0;
1511
1512 if (radv_pipeline_has_gs(pipeline)) {
1513 struct radv_shader_variant *gs =
1514 pipeline->shaders[MESA_SHADER_GEOMETRY];
1515
1516 pipeline->graphics.vgt_gs_mode =
1517 ac_vgt_gs_mode(gs->info.gs.vertices_out,
1518 pipeline->device->physical_device->rad_info.chip_class);
1519 } else if (outinfo->export_prim_id) {
1520 pipeline->graphics.vgt_gs_mode = S_028A40_MODE(V_028A40_GS_SCENARIO_A);
1521 pipeline->graphics.vgt_primitiveid_en = true;
1522 }
1523 }
1524
1525 static void calculate_vs_outinfo(struct radv_pipeline *pipeline)
1526 {
1527 struct ac_vs_output_info *outinfo = get_vs_output_info(pipeline);
1528
1529 unsigned clip_dist_mask, cull_dist_mask, total_mask;
1530 clip_dist_mask = outinfo->clip_dist_mask;
1531 cull_dist_mask = outinfo->cull_dist_mask;
1532 total_mask = clip_dist_mask | cull_dist_mask;
1533
1534 bool misc_vec_ena = outinfo->writes_pointsize ||
1535 outinfo->writes_layer ||
1536 outinfo->writes_viewport_index;
1537 pipeline->graphics.vs.pa_cl_vs_out_cntl =
1538 S_02881C_USE_VTX_POINT_SIZE(outinfo->writes_pointsize) |
1539 S_02881C_USE_VTX_RENDER_TARGET_INDX(outinfo->writes_layer) |
1540 S_02881C_USE_VTX_VIEWPORT_INDX(outinfo->writes_viewport_index) |
1541 S_02881C_VS_OUT_MISC_VEC_ENA(misc_vec_ena) |
1542 S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(misc_vec_ena) |
1543 S_02881C_VS_OUT_CCDIST0_VEC_ENA((total_mask & 0x0f) != 0) |
1544 S_02881C_VS_OUT_CCDIST1_VEC_ENA((total_mask & 0xf0) != 0) |
1545 cull_dist_mask << 8 |
1546 clip_dist_mask;
1547
1548 pipeline->graphics.vs.spi_shader_pos_format =
1549 S_02870C_POS0_EXPORT_FORMAT(V_02870C_SPI_SHADER_4COMP) |
1550 S_02870C_POS1_EXPORT_FORMAT(outinfo->pos_exports > 1 ?
1551 V_02870C_SPI_SHADER_4COMP :
1552 V_02870C_SPI_SHADER_NONE) |
1553 S_02870C_POS2_EXPORT_FORMAT(outinfo->pos_exports > 2 ?
1554 V_02870C_SPI_SHADER_4COMP :
1555 V_02870C_SPI_SHADER_NONE) |
1556 S_02870C_POS3_EXPORT_FORMAT(outinfo->pos_exports > 3 ?
1557 V_02870C_SPI_SHADER_4COMP :
1558 V_02870C_SPI_SHADER_NONE);
1559
1560 pipeline->graphics.vs.spi_vs_out_config = S_0286C4_VS_EXPORT_COUNT(MAX2(1, outinfo->param_exports) - 1);
1561 /* only emitted on pre-VI */
1562 pipeline->graphics.vs.vgt_reuse_off = S_028AB4_REUSE_OFF(outinfo->writes_viewport_index);
1563 }
1564
1565 static uint32_t offset_to_ps_input(uint32_t offset, bool flat_shade)
1566 {
1567 uint32_t ps_input_cntl;
1568 if (offset <= AC_EXP_PARAM_OFFSET_31) {
1569 ps_input_cntl = S_028644_OFFSET(offset);
1570 if (flat_shade)
1571 ps_input_cntl |= S_028644_FLAT_SHADE(1);
1572 } else {
1573 /* The input is a DEFAULT_VAL constant. */
1574 assert(offset >= AC_EXP_PARAM_DEFAULT_VAL_0000 &&
1575 offset <= AC_EXP_PARAM_DEFAULT_VAL_1111);
1576 offset -= AC_EXP_PARAM_DEFAULT_VAL_0000;
1577 ps_input_cntl = S_028644_OFFSET(0x20) |
1578 S_028644_DEFAULT_VAL(offset);
1579 }
1580 return ps_input_cntl;
1581 }
1582
1583 static void calculate_ps_inputs(struct radv_pipeline *pipeline)
1584 {
1585 struct radv_shader_variant *ps;
1586 struct ac_vs_output_info *outinfo = get_vs_output_info(pipeline);
1587
1588 ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
1589
1590 unsigned ps_offset = 0;
1591
1592 if (ps->info.fs.prim_id_input) {
1593 unsigned vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_PRIMITIVE_ID];
1594 if (vs_offset != AC_EXP_PARAM_UNDEFINED) {
1595 pipeline->graphics.ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, true);
1596 ++ps_offset;
1597 }
1598 }
1599
1600 if (ps->info.fs.layer_input) {
1601 unsigned vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_LAYER];
1602 if (vs_offset != AC_EXP_PARAM_UNDEFINED)
1603 pipeline->graphics.ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, true);
1604 else
1605 pipeline->graphics.ps_input_cntl[ps_offset] = offset_to_ps_input(AC_EXP_PARAM_DEFAULT_VAL_0000, true);
1606 ++ps_offset;
1607 }
1608
1609 if (ps->info.fs.has_pcoord) {
1610 unsigned val;
1611 val = S_028644_PT_SPRITE_TEX(1) | S_028644_OFFSET(0x20);
1612 pipeline->graphics.ps_input_cntl[ps_offset] = val;
1613 ps_offset++;
1614 }
1615
1616 for (unsigned i = 0; i < 32 && (1u << i) <= ps->info.fs.input_mask; ++i) {
1617 unsigned vs_offset;
1618 bool flat_shade;
1619 if (!(ps->info.fs.input_mask & (1u << i)))
1620 continue;
1621
1622 vs_offset = outinfo->vs_output_param_offset[VARYING_SLOT_VAR0 + i];
1623 if (vs_offset == AC_EXP_PARAM_UNDEFINED) {
1624 pipeline->graphics.ps_input_cntl[ps_offset] = S_028644_OFFSET(0x20);
1625 ++ps_offset;
1626 continue;
1627 }
1628
1629 flat_shade = !!(ps->info.fs.flat_shaded_mask & (1u << ps_offset));
1630
1631 pipeline->graphics.ps_input_cntl[ps_offset] = offset_to_ps_input(vs_offset, flat_shade);
1632 ++ps_offset;
1633 }
1634
1635 pipeline->graphics.ps_input_cntl_num = ps_offset;
1636 }
1637
1638 static void
1639 radv_link_shaders(struct radv_pipeline *pipeline, nir_shader **shaders)
1640 {
1641 nir_shader* ordered_shaders[MESA_SHADER_STAGES];
1642 int shader_count = 0;
1643
1644 if(shaders[MESA_SHADER_FRAGMENT]) {
1645 ordered_shaders[shader_count++] = shaders[MESA_SHADER_FRAGMENT];
1646 }
1647 if(shaders[MESA_SHADER_GEOMETRY]) {
1648 ordered_shaders[shader_count++] = shaders[MESA_SHADER_GEOMETRY];
1649 }
1650 if(shaders[MESA_SHADER_TESS_EVAL]) {
1651 ordered_shaders[shader_count++] = shaders[MESA_SHADER_TESS_EVAL];
1652 }
1653 if(shaders[MESA_SHADER_TESS_CTRL]) {
1654 ordered_shaders[shader_count++] = shaders[MESA_SHADER_TESS_CTRL];
1655 }
1656 if(shaders[MESA_SHADER_VERTEX]) {
1657 ordered_shaders[shader_count++] = shaders[MESA_SHADER_VERTEX];
1658 }
1659
1660 for (int i = 1; i < shader_count; ++i) {
1661 nir_lower_io_arrays_to_elements(ordered_shaders[i],
1662 ordered_shaders[i - 1]);
1663
1664 nir_remove_dead_variables(ordered_shaders[i],
1665 nir_var_shader_out);
1666 nir_remove_dead_variables(ordered_shaders[i - 1],
1667 nir_var_shader_in);
1668
1669 bool progress = nir_remove_unused_varyings(ordered_shaders[i],
1670 ordered_shaders[i - 1]);
1671
1672 if (progress) {
1673 nir_lower_global_vars_to_local(ordered_shaders[i]);
1674 radv_optimize_nir(ordered_shaders[i]);
1675 nir_lower_global_vars_to_local(ordered_shaders[i - 1]);
1676 radv_optimize_nir(ordered_shaders[i - 1]);
1677 }
1678 }
1679 }
1680
1681
1682 static struct radv_pipeline_key
1683 radv_generate_graphics_pipeline_key(struct radv_pipeline *pipeline,
1684 const VkGraphicsPipelineCreateInfo *pCreateInfo,
1685 bool has_view_index)
1686 {
1687 const VkPipelineVertexInputStateCreateInfo *input_state =
1688 pCreateInfo->pVertexInputState;
1689 struct radv_pipeline_key key;
1690 memset(&key, 0, sizeof(key));
1691
1692 key.has_multiview_view_index = has_view_index;
1693
1694 for (unsigned i = 0; i < input_state->vertexAttributeDescriptionCount; ++i) {
1695 unsigned binding;
1696 binding = input_state->pVertexAttributeDescriptions[i].binding;
1697 if (input_state->pVertexBindingDescriptions[binding].inputRate)
1698 key.instance_rate_inputs |= 1u << input_state->pVertexAttributeDescriptions[i].location;
1699 }
1700
1701 if (pCreateInfo->pTessellationState)
1702 key.tess_input_vertices = pCreateInfo->pTessellationState->patchControlPoints;
1703
1704
1705 if (pCreateInfo->pMultisampleState &&
1706 pCreateInfo->pMultisampleState->rasterizationSamples > 1)
1707 key.multisample = true;
1708
1709 key.col_format = pipeline->graphics.blend.spi_shader_col_format;
1710 if (pipeline->device->physical_device->rad_info.chip_class < VI)
1711 radv_pipeline_compute_get_int_clamp(pCreateInfo, &key.is_int8, &key.is_int10);
1712
1713 return key;
1714 }
1715
1716 static void
1717 radv_fill_shader_keys(struct ac_shader_variant_key *keys,
1718 const struct radv_pipeline_key *key,
1719 nir_shader **nir)
1720 {
1721 keys[MESA_SHADER_VERTEX].vs.instance_rate_inputs = key->instance_rate_inputs;
1722
1723 if (nir[MESA_SHADER_TESS_CTRL]) {
1724 keys[MESA_SHADER_VERTEX].vs.as_ls = true;
1725 keys[MESA_SHADER_TESS_CTRL].tcs.input_vertices = key->tess_input_vertices;
1726 keys[MESA_SHADER_TESS_CTRL].tcs.primitive_mode = nir[MESA_SHADER_TESS_EVAL]->info.tess.primitive_mode;
1727
1728 keys[MESA_SHADER_TESS_CTRL].tcs.tes_reads_tess_factors = !!(nir[MESA_SHADER_TESS_EVAL]->info.inputs_read & (VARYING_BIT_TESS_LEVEL_INNER | VARYING_BIT_TESS_LEVEL_OUTER));
1729 }
1730
1731 if (nir[MESA_SHADER_GEOMETRY]) {
1732 if (nir[MESA_SHADER_TESS_CTRL])
1733 keys[MESA_SHADER_TESS_EVAL].tes.as_es = true;
1734 else
1735 keys[MESA_SHADER_VERTEX].vs.as_es = true;
1736 }
1737
1738 for(int i = 0; i < MESA_SHADER_STAGES; ++i)
1739 keys[i].has_multiview_view_index = key->has_multiview_view_index;
1740
1741 keys[MESA_SHADER_FRAGMENT].fs.multisample = key->multisample;
1742 keys[MESA_SHADER_FRAGMENT].fs.col_format = key->col_format;
1743 keys[MESA_SHADER_FRAGMENT].fs.is_int8 = key->is_int8;
1744 keys[MESA_SHADER_FRAGMENT].fs.is_int10 = key->is_int10;
1745 }
1746
1747 static void
1748 merge_tess_info(struct shader_info *tes_info,
1749 const struct shader_info *tcs_info)
1750 {
1751 /* The Vulkan 1.0.38 spec, section 21.1 Tessellator says:
1752 *
1753 * "PointMode. Controls generation of points rather than triangles
1754 * or lines. This functionality defaults to disabled, and is
1755 * enabled if either shader stage includes the execution mode.
1756 *
1757 * and about Triangles, Quads, IsoLines, VertexOrderCw, VertexOrderCcw,
1758 * PointMode, SpacingEqual, SpacingFractionalEven, SpacingFractionalOdd,
1759 * and OutputVertices, it says:
1760 *
1761 * "One mode must be set in at least one of the tessellation
1762 * shader stages."
1763 *
1764 * So, the fields can be set in either the TCS or TES, but they must
1765 * agree if set in both. Our backend looks at TES, so bitwise-or in
1766 * the values from the TCS.
1767 */
1768 assert(tcs_info->tess.tcs_vertices_out == 0 ||
1769 tes_info->tess.tcs_vertices_out == 0 ||
1770 tcs_info->tess.tcs_vertices_out == tes_info->tess.tcs_vertices_out);
1771 tes_info->tess.tcs_vertices_out |= tcs_info->tess.tcs_vertices_out;
1772
1773 assert(tcs_info->tess.spacing == TESS_SPACING_UNSPECIFIED ||
1774 tes_info->tess.spacing == TESS_SPACING_UNSPECIFIED ||
1775 tcs_info->tess.spacing == tes_info->tess.spacing);
1776 tes_info->tess.spacing |= tcs_info->tess.spacing;
1777
1778 assert(tcs_info->tess.primitive_mode == 0 ||
1779 tes_info->tess.primitive_mode == 0 ||
1780 tcs_info->tess.primitive_mode == tes_info->tess.primitive_mode);
1781 tes_info->tess.primitive_mode |= tcs_info->tess.primitive_mode;
1782 tes_info->tess.ccw |= tcs_info->tess.ccw;
1783 tes_info->tess.point_mode |= tcs_info->tess.point_mode;
1784 }
1785
1786 static
1787 void radv_create_shaders(struct radv_pipeline *pipeline,
1788 struct radv_device *device,
1789 struct radv_pipeline_cache *cache,
1790 struct radv_pipeline_key key,
1791 const VkPipelineShaderStageCreateInfo **pStages)
1792 {
1793 struct radv_shader_module fs_m = {0};
1794 struct radv_shader_module *modules[MESA_SHADER_STAGES] = { 0, };
1795 nir_shader *nir[MESA_SHADER_STAGES] = {0};
1796 void *codes[MESA_SHADER_STAGES] = {0};
1797 unsigned code_sizes[MESA_SHADER_STAGES] = {0};
1798 struct ac_shader_variant_key keys[MESA_SHADER_STAGES] = {{{{0}}}};
1799 unsigned char hash[20], gs_copy_hash[20];
1800
1801 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1802 if (pStages[i]) {
1803 modules[i] = radv_shader_module_from_handle(pStages[i]->module);
1804 if (modules[i]->nir)
1805 _mesa_sha1_compute(modules[i]->nir->info.name,
1806 strlen(modules[i]->nir->info.name),
1807 modules[i]->sha1);
1808 }
1809 }
1810
1811 radv_hash_shaders(hash, pStages, pipeline->layout, &key, get_hash_flags(device));
1812 memcpy(gs_copy_hash, hash, 20);
1813 gs_copy_hash[0] ^= 1;
1814
1815 if (modules[MESA_SHADER_GEOMETRY]) {
1816 struct radv_shader_variant *variants[MESA_SHADER_STAGES] = {0};
1817 radv_create_shader_variants_from_pipeline_cache(device, cache, gs_copy_hash, variants);
1818 pipeline->gs_copy_shader = variants[MESA_SHADER_GEOMETRY];
1819 }
1820
1821 if (radv_create_shader_variants_from_pipeline_cache(device, cache, hash, pipeline->shaders) &&
1822 (!modules[MESA_SHADER_GEOMETRY] || pipeline->gs_copy_shader)) {
1823 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1824 if (pipeline->shaders[i])
1825 pipeline->active_stages |= mesa_to_vk_shader_stage(i);
1826 }
1827 return;
1828 }
1829
1830 if (!modules[MESA_SHADER_FRAGMENT] && !modules[MESA_SHADER_COMPUTE]) {
1831 nir_builder fs_b;
1832 nir_builder_init_simple_shader(&fs_b, NULL, MESA_SHADER_FRAGMENT, NULL);
1833 fs_b.shader->info.name = ralloc_strdup(fs_b.shader, "noop_fs");
1834 fs_m.nir = fs_b.shader;
1835 modules[MESA_SHADER_FRAGMENT] = &fs_m;
1836 }
1837
1838 /* Determine first and last stage. */
1839 unsigned first = MESA_SHADER_STAGES;
1840 unsigned last = 0;
1841 for (unsigned i = 0; i < MESA_SHADER_STAGES; i++) {
1842 if (!pStages[i])
1843 continue;
1844 if (first == MESA_SHADER_STAGES)
1845 first = i;
1846 last = i;
1847 }
1848
1849 int prev = -1;
1850 for (unsigned i = 0; i < MESA_SHADER_STAGES; ++i) {
1851 const VkPipelineShaderStageCreateInfo *stage = pStages[i];
1852
1853 if (!modules[i])
1854 continue;
1855
1856 nir[i] = radv_shader_compile_to_nir(device, modules[i],
1857 stage ? stage->pName : "main", i,
1858 stage ? stage->pSpecializationInfo : NULL);
1859 pipeline->active_stages |= mesa_to_vk_shader_stage(i);
1860
1861 /* We don't want to alter meta shaders IR directly so clone it
1862 * first.
1863 */
1864 if (nir[i]->info.name) {
1865 nir[i] = nir_shader_clone(NULL, nir[i]);
1866 }
1867
1868 if (first != last) {
1869 nir_variable_mode mask = 0;
1870
1871 if (i != first)
1872 mask = mask | nir_var_shader_in;
1873
1874 if (i != last)
1875 mask = mask | nir_var_shader_out;
1876
1877 nir_lower_io_to_scalar_early(nir[i], mask);
1878 radv_optimize_nir(nir[i]);
1879 }
1880
1881 if (prev != -1) {
1882 nir_compact_varyings(nir[prev], nir[i], true);
1883 }
1884 prev = i;
1885 }
1886
1887 if (nir[MESA_SHADER_TESS_CTRL]) {
1888 nir_lower_tes_patch_vertices(nir[MESA_SHADER_TESS_EVAL], nir[MESA_SHADER_TESS_CTRL]->info.tess.tcs_vertices_out);
1889 merge_tess_info(&nir[MESA_SHADER_TESS_EVAL]->info, &nir[MESA_SHADER_TESS_CTRL]->info);
1890 }
1891
1892 radv_link_shaders(pipeline, nir);
1893
1894 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1895 if (modules[i] && radv_can_dump_shader(device, modules[i]))
1896 nir_print_shader(nir[i], stderr);
1897 }
1898
1899 radv_fill_shader_keys(keys, &key, nir);
1900
1901 if (nir[MESA_SHADER_FRAGMENT]) {
1902 if (!pipeline->shaders[MESA_SHADER_FRAGMENT]) {
1903 pipeline->shaders[MESA_SHADER_FRAGMENT] =
1904 radv_shader_variant_create(device, modules[MESA_SHADER_FRAGMENT], &nir[MESA_SHADER_FRAGMENT], 1,
1905 pipeline->layout, keys + MESA_SHADER_FRAGMENT,
1906 &codes[MESA_SHADER_FRAGMENT], &code_sizes[MESA_SHADER_FRAGMENT]);
1907 }
1908
1909 /* TODO: These are no longer used as keys we should refactor this */
1910 keys[MESA_SHADER_VERTEX].vs.export_prim_id =
1911 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.fs.prim_id_input;
1912 keys[MESA_SHADER_TESS_EVAL].tes.export_prim_id =
1913 pipeline->shaders[MESA_SHADER_FRAGMENT]->info.fs.prim_id_input;
1914 }
1915
1916 if (device->physical_device->rad_info.chip_class >= GFX9 && modules[MESA_SHADER_TESS_CTRL]) {
1917 if (!pipeline->shaders[MESA_SHADER_TESS_CTRL]) {
1918 struct nir_shader *combined_nir[] = {nir[MESA_SHADER_VERTEX], nir[MESA_SHADER_TESS_CTRL]};
1919 struct ac_shader_variant_key key = keys[MESA_SHADER_TESS_CTRL];
1920 key.tcs.vs_key = keys[MESA_SHADER_VERTEX].vs;
1921 pipeline->shaders[MESA_SHADER_TESS_CTRL] = radv_shader_variant_create(device, modules[MESA_SHADER_TESS_CTRL], combined_nir, 2,
1922 pipeline->layout,
1923 &key, &codes[MESA_SHADER_TESS_CTRL],
1924 &code_sizes[MESA_SHADER_TESS_CTRL]);
1925 }
1926 modules[MESA_SHADER_VERTEX] = NULL;
1927 }
1928
1929 if (device->physical_device->rad_info.chip_class >= GFX9 && modules[MESA_SHADER_GEOMETRY]) {
1930 gl_shader_stage pre_stage = modules[MESA_SHADER_TESS_EVAL] ? MESA_SHADER_TESS_EVAL : MESA_SHADER_VERTEX;
1931 if (!pipeline->shaders[MESA_SHADER_GEOMETRY]) {
1932 struct nir_shader *combined_nir[] = {nir[pre_stage], nir[MESA_SHADER_GEOMETRY]};
1933 pipeline->shaders[MESA_SHADER_GEOMETRY] = radv_shader_variant_create(device, modules[MESA_SHADER_GEOMETRY], combined_nir, 2,
1934 pipeline->layout,
1935 &keys[pre_stage] , &codes[MESA_SHADER_GEOMETRY],
1936 &code_sizes[MESA_SHADER_GEOMETRY]);
1937 }
1938 modules[pre_stage] = NULL;
1939 }
1940
1941 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1942 if(modules[i] && !pipeline->shaders[i]) {
1943 pipeline->shaders[i] = radv_shader_variant_create(device, modules[i], &nir[i], 1,
1944 pipeline->layout,
1945 keys + i, &codes[i],
1946 &code_sizes[i]);
1947 }
1948 }
1949
1950 if(modules[MESA_SHADER_GEOMETRY]) {
1951 void *gs_copy_code = NULL;
1952 unsigned gs_copy_code_size = 0;
1953 if (!pipeline->gs_copy_shader) {
1954 pipeline->gs_copy_shader = radv_create_gs_copy_shader(
1955 device, nir[MESA_SHADER_GEOMETRY], &gs_copy_code,
1956 &gs_copy_code_size,
1957 keys[MESA_SHADER_GEOMETRY].has_multiview_view_index);
1958 }
1959
1960 if (pipeline->gs_copy_shader) {
1961 void *code[MESA_SHADER_STAGES] = {0};
1962 unsigned code_size[MESA_SHADER_STAGES] = {0};
1963 struct radv_shader_variant *variants[MESA_SHADER_STAGES] = {0};
1964
1965 code[MESA_SHADER_GEOMETRY] = gs_copy_code;
1966 code_size[MESA_SHADER_GEOMETRY] = gs_copy_code_size;
1967 variants[MESA_SHADER_GEOMETRY] = pipeline->gs_copy_shader;
1968
1969 radv_pipeline_cache_insert_shaders(device, cache,
1970 gs_copy_hash,
1971 variants,
1972 (const void**)code,
1973 code_size);
1974 }
1975 free(gs_copy_code);
1976 }
1977
1978 radv_pipeline_cache_insert_shaders(device, cache, hash, pipeline->shaders,
1979 (const void**)codes, code_sizes);
1980
1981 for (int i = 0; i < MESA_SHADER_STAGES; ++i) {
1982 free(codes[i]);
1983 if (modules[i] && !pipeline->device->keep_shader_info)
1984 ralloc_free(nir[i]);
1985 }
1986
1987 if (fs_m.nir)
1988 ralloc_free(fs_m.nir);
1989 }
1990
1991 static uint32_t
1992 radv_pipeline_stage_to_user_data_0(struct radv_pipeline *pipeline,
1993 gl_shader_stage stage, enum chip_class chip_class)
1994 {
1995 bool has_gs = radv_pipeline_has_gs(pipeline);
1996 bool has_tess = radv_pipeline_has_tess(pipeline);
1997 switch (stage) {
1998 case MESA_SHADER_FRAGMENT:
1999 return R_00B030_SPI_SHADER_USER_DATA_PS_0;
2000 case MESA_SHADER_VERTEX:
2001 if (chip_class >= GFX9) {
2002 return has_tess ? R_00B430_SPI_SHADER_USER_DATA_LS_0 :
2003 has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
2004 R_00B130_SPI_SHADER_USER_DATA_VS_0;
2005 }
2006 if (has_tess)
2007 return R_00B530_SPI_SHADER_USER_DATA_LS_0;
2008 else
2009 return has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 : R_00B130_SPI_SHADER_USER_DATA_VS_0;
2010 case MESA_SHADER_GEOMETRY:
2011 return chip_class >= GFX9 ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
2012 R_00B230_SPI_SHADER_USER_DATA_GS_0;
2013 case MESA_SHADER_COMPUTE:
2014 return R_00B900_COMPUTE_USER_DATA_0;
2015 case MESA_SHADER_TESS_CTRL:
2016 return chip_class >= GFX9 ? R_00B430_SPI_SHADER_USER_DATA_LS_0 :
2017 R_00B430_SPI_SHADER_USER_DATA_HS_0;
2018 case MESA_SHADER_TESS_EVAL:
2019 if (chip_class >= GFX9) {
2020 return has_gs ? R_00B330_SPI_SHADER_USER_DATA_ES_0 :
2021 R_00B130_SPI_SHADER_USER_DATA_VS_0;
2022 }
2023 if (has_gs)
2024 return R_00B330_SPI_SHADER_USER_DATA_ES_0;
2025 else
2026 return R_00B130_SPI_SHADER_USER_DATA_VS_0;
2027 default:
2028 unreachable("unknown shader");
2029 }
2030 }
2031
2032 struct radv_bin_size_entry {
2033 unsigned bpp;
2034 VkExtent2D extent;
2035 };
2036
2037 static VkExtent2D
2038 radv_compute_bin_size(struct radv_pipeline *pipeline, const VkGraphicsPipelineCreateInfo *pCreateInfo)
2039 {
2040 static const struct radv_bin_size_entry color_size_table[][3][9] = {
2041 {
2042 /* One RB / SE */
2043 {
2044 /* One shader engine */
2045 { 0, {128, 128}},
2046 { 1, { 64, 128}},
2047 { 2, { 32, 128}},
2048 { 3, { 16, 128}},
2049 { 17, { 0, 0}},
2050 { UINT_MAX, { 0, 0}},
2051 },
2052 {
2053 /* Two shader engines */
2054 { 0, {128, 128}},
2055 { 2, { 64, 128}},
2056 { 3, { 32, 128}},
2057 { 5, { 16, 128}},
2058 { 17, { 0, 0}},
2059 { UINT_MAX, { 0, 0}},
2060 },
2061 {
2062 /* Four shader engines */
2063 { 0, {128, 128}},
2064 { 3, { 64, 128}},
2065 { 5, { 16, 128}},
2066 { 17, { 0, 0}},
2067 { UINT_MAX, { 0, 0}},
2068 },
2069 },
2070 {
2071 /* Two RB / SE */
2072 {
2073 /* One shader engine */
2074 { 0, {128, 128}},
2075 { 2, { 64, 128}},
2076 { 3, { 32, 128}},
2077 { 5, { 16, 128}},
2078 { 33, { 0, 0}},
2079 { UINT_MAX, { 0, 0}},
2080 },
2081 {
2082 /* Two shader engines */
2083 { 0, {128, 128}},
2084 { 3, { 64, 128}},
2085 { 5, { 32, 128}},
2086 { 9, { 16, 128}},
2087 { 33, { 0, 0}},
2088 { UINT_MAX, { 0, 0}},
2089 },
2090 {
2091 /* Four shader engines */
2092 { 0, {256, 256}},
2093 { 2, {128, 256}},
2094 { 3, {128, 128}},
2095 { 5, { 64, 128}},
2096 { 9, { 16, 128}},
2097 { 33, { 0, 0}},
2098 { UINT_MAX, { 0, 0}},
2099 },
2100 },
2101 {
2102 /* Four RB / SE */
2103 {
2104 /* One shader engine */
2105 { 0, {128, 256}},
2106 { 2, {128, 128}},
2107 { 3, { 64, 128}},
2108 { 5, { 32, 128}},
2109 { 9, { 16, 128}},
2110 { 33, { 0, 0}},
2111 { UINT_MAX, { 0, 0}},
2112 },
2113 {
2114 /* Two shader engines */
2115 { 0, {256, 256}},
2116 { 2, {128, 256}},
2117 { 3, {128, 128}},
2118 { 5, { 64, 128}},
2119 { 9, { 32, 128}},
2120 { 17, { 16, 128}},
2121 { 33, { 0, 0}},
2122 { UINT_MAX, { 0, 0}},
2123 },
2124 {
2125 /* Four shader engines */
2126 { 0, {256, 512}},
2127 { 2, {256, 256}},
2128 { 3, {128, 256}},
2129 { 5, {128, 128}},
2130 { 9, { 64, 128}},
2131 { 17, { 16, 128}},
2132 { 33, { 0, 0}},
2133 { UINT_MAX, { 0, 0}},
2134 },
2135 },
2136 };
2137 static const struct radv_bin_size_entry ds_size_table[][3][9] = {
2138 {
2139 // One RB / SE
2140 {
2141 // One shader engine
2142 { 0, {128, 256}},
2143 { 2, {128, 128}},
2144 { 4, { 64, 128}},
2145 { 7, { 32, 128}},
2146 { 13, { 16, 128}},
2147 { 49, { 0, 0}},
2148 { UINT_MAX, { 0, 0}},
2149 },
2150 {
2151 // Two shader engines
2152 { 0, {256, 256}},
2153 { 2, {128, 256}},
2154 { 4, {128, 128}},
2155 { 7, { 64, 128}},
2156 { 13, { 32, 128}},
2157 { 25, { 16, 128}},
2158 { 49, { 0, 0}},
2159 { UINT_MAX, { 0, 0}},
2160 },
2161 {
2162 // Four shader engines
2163 { 0, {256, 512}},
2164 { 2, {256, 256}},
2165 { 4, {128, 256}},
2166 { 7, {128, 128}},
2167 { 13, { 64, 128}},
2168 { 25, { 16, 128}},
2169 { 49, { 0, 0}},
2170 { UINT_MAX, { 0, 0}},
2171 },
2172 },
2173 {
2174 // Two RB / SE
2175 {
2176 // One shader engine
2177 { 0, {256, 256}},
2178 { 2, {128, 256}},
2179 { 4, {128, 128}},
2180 { 7, { 64, 128}},
2181 { 13, { 32, 128}},
2182 { 25, { 16, 128}},
2183 { 97, { 0, 0}},
2184 { UINT_MAX, { 0, 0}},
2185 },
2186 {
2187 // Two shader engines
2188 { 0, {256, 512}},
2189 { 2, {256, 256}},
2190 { 4, {128, 256}},
2191 { 7, {128, 128}},
2192 { 13, { 64, 128}},
2193 { 25, { 32, 128}},
2194 { 49, { 16, 128}},
2195 { 97, { 0, 0}},
2196 { UINT_MAX, { 0, 0}},
2197 },
2198 {
2199 // Four shader engines
2200 { 0, {512, 512}},
2201 { 2, {256, 512}},
2202 { 4, {256, 256}},
2203 { 7, {128, 256}},
2204 { 13, {128, 128}},
2205 { 25, { 64, 128}},
2206 { 49, { 16, 128}},
2207 { 97, { 0, 0}},
2208 { UINT_MAX, { 0, 0}},
2209 },
2210 },
2211 {
2212 // Four RB / SE
2213 {
2214 // One shader engine
2215 { 0, {256, 512}},
2216 { 2, {256, 256}},
2217 { 4, {128, 256}},
2218 { 7, {128, 128}},
2219 { 13, { 64, 128}},
2220 { 25, { 32, 128}},
2221 { 49, { 16, 128}},
2222 { UINT_MAX, { 0, 0}},
2223 },
2224 {
2225 // Two shader engines
2226 { 0, {512, 512}},
2227 { 2, {256, 512}},
2228 { 4, {256, 256}},
2229 { 7, {128, 256}},
2230 { 13, {128, 128}},
2231 { 25, { 64, 128}},
2232 { 49, { 32, 128}},
2233 { 97, { 16, 128}},
2234 { UINT_MAX, { 0, 0}},
2235 },
2236 {
2237 // Four shader engines
2238 { 0, {512, 512}},
2239 { 4, {256, 512}},
2240 { 7, {256, 256}},
2241 { 13, {128, 256}},
2242 { 25, {128, 128}},
2243 { 49, { 64, 128}},
2244 { 97, { 16, 128}},
2245 { UINT_MAX, { 0, 0}},
2246 },
2247 },
2248 };
2249
2250 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
2251 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
2252 VkExtent2D extent = {512, 512};
2253
2254 unsigned log_num_rb_per_se =
2255 util_logbase2_ceil(pipeline->device->physical_device->rad_info.num_render_backends /
2256 pipeline->device->physical_device->rad_info.max_se);
2257 unsigned log_num_se = util_logbase2_ceil(pipeline->device->physical_device->rad_info.max_se);
2258
2259 unsigned total_samples = 1u << G_028BE0_MSAA_NUM_SAMPLES(pipeline->graphics.ms.pa_sc_mode_cntl_1);
2260 unsigned ps_iter_samples = 1u << G_028804_PS_ITER_SAMPLES(pipeline->graphics.ms.db_eqaa);
2261 unsigned effective_samples = total_samples;
2262 unsigned cb_target_mask = pipeline->graphics.blend.cb_target_mask;
2263 unsigned color_bytes_per_pixel = 0;
2264
2265 for (unsigned i = 0; i < subpass->color_count; i++) {
2266 if (!(cb_target_mask & (0xf << (i * 4))))
2267 continue;
2268
2269 if (subpass->color_attachments[i].attachment == VK_ATTACHMENT_UNUSED)
2270 continue;
2271
2272 VkFormat format = pass->attachments[subpass->color_attachments[i].attachment].format;
2273 color_bytes_per_pixel += vk_format_get_blocksize(format);
2274 }
2275
2276 /* MSAA images typically don't use all samples all the time. */
2277 if (effective_samples >= 2 && ps_iter_samples <= 1)
2278 effective_samples = 2;
2279 color_bytes_per_pixel *= effective_samples;
2280
2281 const struct radv_bin_size_entry *color_entry = color_size_table[log_num_rb_per_se][log_num_se];
2282 while(color_entry->bpp <= color_bytes_per_pixel)
2283 ++color_entry;
2284
2285 extent = color_entry->extent;
2286
2287 if (subpass->depth_stencil_attachment.attachment != VK_ATTACHMENT_UNUSED) {
2288 struct radv_render_pass_attachment *attachment = pass->attachments + subpass->depth_stencil_attachment.attachment;
2289
2290 /* Coefficients taken from AMDVLK */
2291 unsigned depth_coeff = vk_format_is_depth(attachment->format) ? 5 : 0;
2292 unsigned stencil_coeff = vk_format_is_stencil(attachment->format) ? 1 : 0;
2293 unsigned ds_bytes_per_pixel = 4 * (depth_coeff + stencil_coeff) * total_samples;
2294
2295 const struct radv_bin_size_entry *ds_entry = ds_size_table[log_num_rb_per_se][log_num_se];
2296 while(ds_entry->bpp <= ds_bytes_per_pixel)
2297 ++ds_entry;
2298
2299 extent.width = MIN2(extent.width, ds_entry->extent.width);
2300 extent.height = MIN2(extent.height, ds_entry->extent.height);
2301 }
2302
2303 return extent;
2304 }
2305
2306 static void
2307 radv_compute_binning_state(struct radv_pipeline *pipeline, const VkGraphicsPipelineCreateInfo *pCreateInfo)
2308 {
2309 pipeline->graphics.bin.pa_sc_binner_cntl_0 =
2310 S_028C44_BINNING_MODE(V_028C44_DISABLE_BINNING_USE_LEGACY_SC) |
2311 S_028C44_DISABLE_START_OF_PRIM(1);
2312 pipeline->graphics.bin.db_dfsm_control = S_028060_PUNCHOUT_MODE(V_028060_FORCE_OFF);
2313
2314 if (!pipeline->device->pbb_allowed)
2315 return;
2316
2317 VkExtent2D bin_size = radv_compute_bin_size(pipeline, pCreateInfo);
2318 if (!bin_size.width || !bin_size.height)
2319 return;
2320
2321 unsigned context_states_per_bin; /* allowed range: [1, 6] */
2322 unsigned persistent_states_per_bin; /* allowed range: [1, 32] */
2323 unsigned fpovs_per_batch; /* allowed range: [0, 255], 0 = unlimited */
2324
2325 switch (pipeline->device->physical_device->rad_info.family) {
2326 case CHIP_VEGA10:
2327 context_states_per_bin = 1;
2328 persistent_states_per_bin = 1;
2329 fpovs_per_batch = 63;
2330 break;
2331 case CHIP_RAVEN:
2332 context_states_per_bin = 6;
2333 persistent_states_per_bin = 32;
2334 fpovs_per_batch = 63;
2335 break;
2336 default:
2337 unreachable("unhandled family while determining binning state.");
2338 }
2339
2340 pipeline->graphics.bin.pa_sc_binner_cntl_0 =
2341 S_028C44_BINNING_MODE(V_028C44_BINNING_ALLOWED) |
2342 S_028C44_BIN_SIZE_X(bin_size.width == 16) |
2343 S_028C44_BIN_SIZE_Y(bin_size.height == 16) |
2344 S_028C44_BIN_SIZE_X_EXTEND(util_logbase2(MAX2(bin_size.width, 32)) - 5) |
2345 S_028C44_BIN_SIZE_Y_EXTEND(util_logbase2(MAX2(bin_size.height, 32)) - 5) |
2346 S_028C44_CONTEXT_STATES_PER_BIN(context_states_per_bin - 1) |
2347 S_028C44_PERSISTENT_STATES_PER_BIN(persistent_states_per_bin - 1) |
2348 S_028C44_DISABLE_START_OF_PRIM(1) |
2349 S_028C44_FPOVS_PER_BATCH(fpovs_per_batch) |
2350 S_028C44_OPTIMAL_BIN_SELECTION(1);
2351
2352 /* DFSM is not implemented yet */
2353 assert(!pipeline->device->dfsm_allowed);
2354 }
2355
2356 static VkResult
2357 radv_pipeline_init(struct radv_pipeline *pipeline,
2358 struct radv_device *device,
2359 struct radv_pipeline_cache *cache,
2360 const VkGraphicsPipelineCreateInfo *pCreateInfo,
2361 const struct radv_graphics_pipeline_create_info *extra,
2362 const VkAllocationCallbacks *alloc)
2363 {
2364 VkResult result;
2365 bool has_view_index = false;
2366
2367 RADV_FROM_HANDLE(radv_render_pass, pass, pCreateInfo->renderPass);
2368 struct radv_subpass *subpass = pass->subpasses + pCreateInfo->subpass;
2369 if (subpass->view_mask)
2370 has_view_index = true;
2371 if (alloc == NULL)
2372 alloc = &device->alloc;
2373
2374 pipeline->device = device;
2375 pipeline->layout = radv_pipeline_layout_from_handle(pCreateInfo->layout);
2376 assert(pipeline->layout);
2377
2378 radv_pipeline_init_dynamic_state(pipeline, pCreateInfo);
2379 radv_pipeline_init_blend_state(pipeline, pCreateInfo, extra);
2380
2381 const VkPipelineShaderStageCreateInfo *pStages[MESA_SHADER_STAGES] = { 0, };
2382 for (uint32_t i = 0; i < pCreateInfo->stageCount; i++) {
2383 gl_shader_stage stage = ffs(pCreateInfo->pStages[i].stage) - 1;
2384 pStages[stage] = &pCreateInfo->pStages[i];
2385 }
2386
2387 radv_create_shaders(pipeline, device, cache,
2388 radv_generate_graphics_pipeline_key(pipeline, pCreateInfo, has_view_index),
2389 pStages);
2390
2391 radv_pipeline_init_depth_stencil_state(pipeline, pCreateInfo, extra);
2392 radv_pipeline_init_raster_state(pipeline, pCreateInfo);
2393 radv_pipeline_init_multisample_state(pipeline, pCreateInfo);
2394 pipeline->graphics.prim = si_translate_prim(pCreateInfo->pInputAssemblyState->topology);
2395 pipeline->graphics.can_use_guardband = radv_prim_can_use_guardband(pCreateInfo->pInputAssemblyState->topology);
2396
2397 if (radv_pipeline_has_gs(pipeline)) {
2398 pipeline->graphics.gs_out = si_conv_gl_prim_to_gs_out(pipeline->shaders[MESA_SHADER_GEOMETRY]->info.gs.output_prim);
2399 pipeline->graphics.can_use_guardband = pipeline->graphics.gs_out == V_028A6C_OUTPRIM_TYPE_TRISTRIP;
2400 } else {
2401 pipeline->graphics.gs_out = si_conv_prim_to_gs_out(pCreateInfo->pInputAssemblyState->topology);
2402 }
2403 if (extra && extra->use_rectlist) {
2404 pipeline->graphics.prim = V_008958_DI_PT_RECTLIST;
2405 pipeline->graphics.gs_out = V_028A6C_OUTPRIM_TYPE_TRISTRIP;
2406 pipeline->graphics.can_use_guardband = true;
2407 }
2408 pipeline->graphics.prim_restart_enable = !!pCreateInfo->pInputAssemblyState->primitiveRestartEnable;
2409 /* prim vertex count will need TESS changes */
2410 pipeline->graphics.prim_vertex_count = prim_size_table[pipeline->graphics.prim];
2411
2412 /* Ensure that some export memory is always allocated, for two reasons:
2413 *
2414 * 1) Correctness: The hardware ignores the EXEC mask if no export
2415 * memory is allocated, so KILL and alpha test do not work correctly
2416 * without this.
2417 * 2) Performance: Every shader needs at least a NULL export, even when
2418 * it writes no color/depth output. The NULL export instruction
2419 * stalls without this setting.
2420 *
2421 * Don't add this to CB_SHADER_MASK.
2422 */
2423 struct radv_shader_variant *ps = pipeline->shaders[MESA_SHADER_FRAGMENT];
2424 if (!pipeline->graphics.blend.spi_shader_col_format) {
2425 if (!ps->info.fs.writes_z &&
2426 !ps->info.fs.writes_stencil &&
2427 !ps->info.fs.writes_sample_mask)
2428 pipeline->graphics.blend.spi_shader_col_format = V_028714_SPI_SHADER_32_R;
2429 }
2430
2431 unsigned z_order;
2432 pipeline->graphics.db_shader_control = 0;
2433 if (ps->info.fs.early_fragment_test || !ps->info.fs.writes_memory)
2434 z_order = V_02880C_EARLY_Z_THEN_LATE_Z;
2435 else
2436 z_order = V_02880C_LATE_Z;
2437
2438 pipeline->graphics.db_shader_control =
2439 S_02880C_Z_EXPORT_ENABLE(ps->info.fs.writes_z) |
2440 S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(ps->info.fs.writes_stencil) |
2441 S_02880C_KILL_ENABLE(!!ps->info.fs.can_discard) |
2442 S_02880C_MASK_EXPORT_ENABLE(ps->info.fs.writes_sample_mask) |
2443 S_02880C_Z_ORDER(z_order) |
2444 S_02880C_DEPTH_BEFORE_SHADER(ps->info.fs.early_fragment_test) |
2445 S_02880C_EXEC_ON_HIER_FAIL(ps->info.fs.writes_memory) |
2446 S_02880C_EXEC_ON_NOOP(ps->info.fs.writes_memory);
2447
2448 if (pipeline->device->physical_device->has_rbplus)
2449 pipeline->graphics.db_shader_control |= S_02880C_DUAL_QUAD_DISABLE(1);
2450
2451 unsigned shader_z_format =
2452 ac_get_spi_shader_z_format(ps->info.fs.writes_z,
2453 ps->info.fs.writes_stencil,
2454 ps->info.fs.writes_sample_mask);
2455 pipeline->graphics.shader_z_format = shader_z_format;
2456
2457 calculate_vgt_gs_mode(pipeline);
2458 calculate_vs_outinfo(pipeline);
2459 calculate_ps_inputs(pipeline);
2460
2461 for (unsigned i = 0; i < MESA_SHADER_STAGES; i++) {
2462 if (pipeline->shaders[i]) {
2463 pipeline->need_indirect_descriptor_sets |= pipeline->shaders[i]->info.need_indirect_descriptor_sets;
2464 }
2465 }
2466
2467 uint32_t stages = 0;
2468 if (radv_pipeline_has_tess(pipeline)) {
2469 stages |= S_028B54_LS_EN(V_028B54_LS_STAGE_ON) |
2470 S_028B54_HS_EN(1) | S_028B54_DYNAMIC_HS(1);
2471
2472 if (radv_pipeline_has_gs(pipeline))
2473 stages |= S_028B54_ES_EN(V_028B54_ES_STAGE_DS) |
2474 S_028B54_GS_EN(1) |
2475 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER);
2476 else
2477 stages |= S_028B54_VS_EN(V_028B54_VS_STAGE_DS);
2478
2479 } else if (radv_pipeline_has_gs(pipeline))
2480 stages |= S_028B54_ES_EN(V_028B54_ES_STAGE_REAL) |
2481 S_028B54_GS_EN(1) |
2482 S_028B54_VS_EN(V_028B54_VS_STAGE_COPY_SHADER);
2483
2484 if (device->physical_device->rad_info.chip_class >= GFX9)
2485 stages |= S_028B54_MAX_PRIMGRP_IN_WAVE(2);
2486
2487 pipeline->graphics.vgt_shader_stages_en = stages;
2488
2489 if (radv_pipeline_has_gs(pipeline)) {
2490 calculate_gs_ring_sizes(pipeline);
2491 if (device->physical_device->rad_info.chip_class >= GFX9)
2492 calculate_gfx9_gs_info(pCreateInfo, pipeline);
2493 }
2494
2495 if (radv_pipeline_has_tess(pipeline)) {
2496 if (pipeline->graphics.prim == V_008958_DI_PT_PATCH) {
2497 pipeline->graphics.prim_vertex_count.min = pCreateInfo->pTessellationState->patchControlPoints;
2498 pipeline->graphics.prim_vertex_count.incr = 1;
2499 }
2500 calculate_tess_state(pipeline, pCreateInfo);
2501 }
2502
2503 if (radv_pipeline_has_tess(pipeline))
2504 pipeline->graphics.primgroup_size = pipeline->graphics.tess.num_patches;
2505 else if (radv_pipeline_has_gs(pipeline))
2506 pipeline->graphics.primgroup_size = 64;
2507 else
2508 pipeline->graphics.primgroup_size = 128; /* recommended without a GS */
2509
2510 pipeline->graphics.partial_es_wave = false;
2511 if (pipeline->device->has_distributed_tess) {
2512 if (radv_pipeline_has_gs(pipeline)) {
2513 if (device->physical_device->rad_info.chip_class <= VI)
2514 pipeline->graphics.partial_es_wave = true;
2515 }
2516 }
2517 /* GS requirement. */
2518 if (SI_GS_PER_ES / pipeline->graphics.primgroup_size >= pipeline->device->gs_table_depth - 3)
2519 pipeline->graphics.partial_es_wave = true;
2520
2521 pipeline->graphics.wd_switch_on_eop = false;
2522 if (device->physical_device->rad_info.chip_class >= CIK) {
2523 unsigned prim = pipeline->graphics.prim;
2524 /* WD_SWITCH_ON_EOP has no effect on GPUs with less than
2525 * 4 shader engines. Set 1 to pass the assertion below.
2526 * The other cases are hardware requirements. */
2527 if (device->physical_device->rad_info.max_se < 4 ||
2528 prim == V_008958_DI_PT_POLYGON ||
2529 prim == V_008958_DI_PT_LINELOOP ||
2530 prim == V_008958_DI_PT_TRIFAN ||
2531 prim == V_008958_DI_PT_TRISTRIP_ADJ ||
2532 (pipeline->graphics.prim_restart_enable &&
2533 (device->physical_device->rad_info.family < CHIP_POLARIS10 ||
2534 (prim != V_008958_DI_PT_POINTLIST &&
2535 prim != V_008958_DI_PT_LINESTRIP &&
2536 prim != V_008958_DI_PT_TRISTRIP))))
2537 pipeline->graphics.wd_switch_on_eop = true;
2538 }
2539
2540 pipeline->graphics.ia_switch_on_eoi = false;
2541 if (pipeline->shaders[MESA_SHADER_FRAGMENT]->info.fs.prim_id_input)
2542 pipeline->graphics.ia_switch_on_eoi = true;
2543 if (radv_pipeline_has_gs(pipeline) &&
2544 pipeline->shaders[MESA_SHADER_GEOMETRY]->info.info.uses_prim_id)
2545 pipeline->graphics.ia_switch_on_eoi = true;
2546 if (radv_pipeline_has_tess(pipeline)) {
2547 /* SWITCH_ON_EOI must be set if PrimID is used. */
2548 if (pipeline->shaders[MESA_SHADER_TESS_CTRL]->info.info.uses_prim_id ||
2549 radv_get_tess_eval_shader(pipeline)->info.info.uses_prim_id)
2550 pipeline->graphics.ia_switch_on_eoi = true;
2551 }
2552
2553 pipeline->graphics.partial_vs_wave = false;
2554 if (radv_pipeline_has_tess(pipeline)) {
2555 /* Bug with tessellation and GS on Bonaire and older 2 SE chips. */
2556 if ((device->physical_device->rad_info.family == CHIP_TAHITI ||
2557 device->physical_device->rad_info.family == CHIP_PITCAIRN ||
2558 device->physical_device->rad_info.family == CHIP_BONAIRE) &&
2559 radv_pipeline_has_gs(pipeline))
2560 pipeline->graphics.partial_vs_wave = true;
2561 /* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
2562 if (device->has_distributed_tess) {
2563 if (radv_pipeline_has_gs(pipeline)) {
2564 if (device->physical_device->rad_info.family == CHIP_TONGA ||
2565 device->physical_device->rad_info.family == CHIP_FIJI ||
2566 device->physical_device->rad_info.family == CHIP_POLARIS10 ||
2567 device->physical_device->rad_info.family == CHIP_POLARIS11 ||
2568 device->physical_device->rad_info.family == CHIP_POLARIS12)
2569 pipeline->graphics.partial_vs_wave = true;
2570 } else {
2571 pipeline->graphics.partial_vs_wave = true;
2572 }
2573 }
2574 }
2575
2576 pipeline->graphics.base_ia_multi_vgt_param =
2577 S_028AA8_PRIMGROUP_SIZE(pipeline->graphics.primgroup_size - 1) |
2578 /* The following field was moved to VGT_SHADER_STAGES_EN in GFX9. */
2579 S_028AA8_MAX_PRIMGRP_IN_WAVE(device->physical_device->rad_info.chip_class == VI ? 2 : 0) |
2580 S_030960_EN_INST_OPT_BASIC(device->physical_device->rad_info.chip_class >= GFX9) |
2581 S_030960_EN_INST_OPT_ADV(device->physical_device->rad_info.chip_class >= GFX9);
2582
2583 const VkPipelineVertexInputStateCreateInfo *vi_info =
2584 pCreateInfo->pVertexInputState;
2585 struct radv_vertex_elements_info *velems = &pipeline->vertex_elements;
2586
2587 for (uint32_t i = 0; i < vi_info->vertexAttributeDescriptionCount; i++) {
2588 const VkVertexInputAttributeDescription *desc =
2589 &vi_info->pVertexAttributeDescriptions[i];
2590 unsigned loc = desc->location;
2591 const struct vk_format_description *format_desc;
2592 int first_non_void;
2593 uint32_t num_format, data_format;
2594 format_desc = vk_format_description(desc->format);
2595 first_non_void = vk_format_get_first_non_void_channel(desc->format);
2596
2597 num_format = radv_translate_buffer_numformat(format_desc, first_non_void);
2598 data_format = radv_translate_buffer_dataformat(format_desc, first_non_void);
2599
2600 velems->rsrc_word3[loc] = S_008F0C_DST_SEL_X(si_map_swizzle(format_desc->swizzle[0])) |
2601 S_008F0C_DST_SEL_Y(si_map_swizzle(format_desc->swizzle[1])) |
2602 S_008F0C_DST_SEL_Z(si_map_swizzle(format_desc->swizzle[2])) |
2603 S_008F0C_DST_SEL_W(si_map_swizzle(format_desc->swizzle[3])) |
2604 S_008F0C_NUM_FORMAT(num_format) |
2605 S_008F0C_DATA_FORMAT(data_format);
2606 velems->format_size[loc] = format_desc->block.bits / 8;
2607 velems->offset[loc] = desc->offset;
2608 velems->binding[loc] = desc->binding;
2609 velems->count = MAX2(velems->count, loc + 1);
2610 }
2611
2612 for (uint32_t i = 0; i < vi_info->vertexBindingDescriptionCount; i++) {
2613 const VkVertexInputBindingDescription *desc =
2614 &vi_info->pVertexBindingDescriptions[i];
2615
2616 pipeline->binding_stride[desc->binding] = desc->stride;
2617 }
2618
2619 for (uint32_t i = 0; i < MESA_SHADER_STAGES; i++)
2620 pipeline->user_data_0[i] = radv_pipeline_stage_to_user_data_0(pipeline, i, device->physical_device->rad_info.chip_class);
2621
2622 struct ac_userdata_info *loc = radv_lookup_user_sgpr(pipeline, MESA_SHADER_VERTEX,
2623 AC_UD_VS_BASE_VERTEX_START_INSTANCE);
2624 if (loc->sgpr_idx != -1) {
2625 pipeline->graphics.vtx_base_sgpr = pipeline->user_data_0[MESA_SHADER_VERTEX];
2626 pipeline->graphics.vtx_base_sgpr += loc->sgpr_idx * 4;
2627 if (radv_get_vertex_shader(pipeline)->info.info.vs.needs_draw_id)
2628 pipeline->graphics.vtx_emit_num = 3;
2629 else
2630 pipeline->graphics.vtx_emit_num = 2;
2631 }
2632
2633 pipeline->graphics.vtx_reuse_depth = 30;
2634 if (radv_pipeline_has_tess(pipeline) &&
2635 radv_get_tess_eval_shader(pipeline)->info.tes.spacing == TESS_SPACING_FRACTIONAL_ODD) {
2636 pipeline->graphics.vtx_reuse_depth = 14;
2637 }
2638
2639 if (device->instance->debug_flags & RADV_DEBUG_DUMP_SHADER_STATS) {
2640 radv_dump_pipeline_stats(device, pipeline);
2641 }
2642
2643 radv_compute_binning_state(pipeline, pCreateInfo);
2644
2645 result = radv_pipeline_scratch_init(device, pipeline);
2646 return result;
2647 }
2648
2649 VkResult
2650 radv_graphics_pipeline_create(
2651 VkDevice _device,
2652 VkPipelineCache _cache,
2653 const VkGraphicsPipelineCreateInfo *pCreateInfo,
2654 const struct radv_graphics_pipeline_create_info *extra,
2655 const VkAllocationCallbacks *pAllocator,
2656 VkPipeline *pPipeline)
2657 {
2658 RADV_FROM_HANDLE(radv_device, device, _device);
2659 RADV_FROM_HANDLE(radv_pipeline_cache, cache, _cache);
2660 struct radv_pipeline *pipeline;
2661 VkResult result;
2662
2663 pipeline = vk_zalloc2(&device->alloc, pAllocator, sizeof(*pipeline), 8,
2664 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
2665 if (pipeline == NULL)
2666 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2667
2668 result = radv_pipeline_init(pipeline, device, cache,
2669 pCreateInfo, extra, pAllocator);
2670 if (result != VK_SUCCESS) {
2671 radv_pipeline_destroy(device, pipeline, pAllocator);
2672 return result;
2673 }
2674
2675 *pPipeline = radv_pipeline_to_handle(pipeline);
2676
2677 return VK_SUCCESS;
2678 }
2679
2680 VkResult radv_CreateGraphicsPipelines(
2681 VkDevice _device,
2682 VkPipelineCache pipelineCache,
2683 uint32_t count,
2684 const VkGraphicsPipelineCreateInfo* pCreateInfos,
2685 const VkAllocationCallbacks* pAllocator,
2686 VkPipeline* pPipelines)
2687 {
2688 VkResult result = VK_SUCCESS;
2689 unsigned i = 0;
2690
2691 for (; i < count; i++) {
2692 VkResult r;
2693 r = radv_graphics_pipeline_create(_device,
2694 pipelineCache,
2695 &pCreateInfos[i],
2696 NULL, pAllocator, &pPipelines[i]);
2697 if (r != VK_SUCCESS) {
2698 result = r;
2699 pPipelines[i] = VK_NULL_HANDLE;
2700 }
2701 }
2702
2703 return result;
2704 }
2705
2706 static VkResult radv_compute_pipeline_create(
2707 VkDevice _device,
2708 VkPipelineCache _cache,
2709 const VkComputePipelineCreateInfo* pCreateInfo,
2710 const VkAllocationCallbacks* pAllocator,
2711 VkPipeline* pPipeline)
2712 {
2713 RADV_FROM_HANDLE(radv_device, device, _device);
2714 RADV_FROM_HANDLE(radv_pipeline_cache, cache, _cache);
2715 const VkPipelineShaderStageCreateInfo *pStages[MESA_SHADER_STAGES] = { 0, };
2716 struct radv_pipeline *pipeline;
2717 VkResult result;
2718
2719 pipeline = vk_zalloc2(&device->alloc, pAllocator, sizeof(*pipeline), 8,
2720 VK_SYSTEM_ALLOCATION_SCOPE_OBJECT);
2721 if (pipeline == NULL)
2722 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2723
2724 pipeline->device = device;
2725 pipeline->layout = radv_pipeline_layout_from_handle(pCreateInfo->layout);
2726 assert(pipeline->layout);
2727
2728 pStages[MESA_SHADER_COMPUTE] = &pCreateInfo->stage;
2729 radv_create_shaders(pipeline, device, cache, (struct radv_pipeline_key) {0}, pStages);
2730
2731 pipeline->user_data_0[MESA_SHADER_COMPUTE] = radv_pipeline_stage_to_user_data_0(pipeline, MESA_SHADER_COMPUTE, device->physical_device->rad_info.chip_class);
2732 pipeline->need_indirect_descriptor_sets |= pipeline->shaders[MESA_SHADER_COMPUTE]->info.need_indirect_descriptor_sets;
2733 result = radv_pipeline_scratch_init(device, pipeline);
2734 if (result != VK_SUCCESS) {
2735 radv_pipeline_destroy(device, pipeline, pAllocator);
2736 return result;
2737 }
2738
2739 *pPipeline = radv_pipeline_to_handle(pipeline);
2740
2741 if (device->instance->debug_flags & RADV_DEBUG_DUMP_SHADER_STATS) {
2742 radv_dump_pipeline_stats(device, pipeline);
2743 }
2744 return VK_SUCCESS;
2745 }
2746 VkResult radv_CreateComputePipelines(
2747 VkDevice _device,
2748 VkPipelineCache pipelineCache,
2749 uint32_t count,
2750 const VkComputePipelineCreateInfo* pCreateInfos,
2751 const VkAllocationCallbacks* pAllocator,
2752 VkPipeline* pPipelines)
2753 {
2754 VkResult result = VK_SUCCESS;
2755
2756 unsigned i = 0;
2757 for (; i < count; i++) {
2758 VkResult r;
2759 r = radv_compute_pipeline_create(_device, pipelineCache,
2760 &pCreateInfos[i],
2761 pAllocator, &pPipelines[i]);
2762 if (r != VK_SUCCESS) {
2763 result = r;
2764 pPipelines[i] = VK_NULL_HANDLE;
2765 }
2766 }
2767
2768 return result;
2769 }