projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
freedreno/a3xx: only update/emit bordercolor state when needed
[mesa.git] / src / gallium / drivers / freedreno / a3xx / fd3_emit.c
1 /* -*- mode: C; c-file-style: "k&r"; tab-width 4; indent-tabs-mode: t; -*- */
2
3 /*
4 * Copyright (C) 2013 Rob Clark <robclark@freedesktop.org>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
23 * SOFTWARE.
24 *
25 * Authors:
26 * Rob Clark <robclark@freedesktop.org>
27 */
28
29 #include "pipe/p_state.h"
30 #include "util/u_string.h"
31 #include "util/u_memory.h"
32 #include "util/u_helpers.h"
33 #include "util/u_format.h"
34
35 #include "freedreno_resource.h"
36 #include "freedreno_query_hw.h"
37
38 #include "fd3_emit.h"
39 #include "fd3_blend.h"
40 #include "fd3_context.h"
41 #include "fd3_program.h"
42 #include "fd3_rasterizer.h"
43 #include "fd3_texture.h"
44 #include "fd3_format.h"
45 #include "fd3_zsa.h"
46
47 static const enum adreno_state_block sb[] = {
48 [SHADER_VERTEX] = SB_VERT_SHADER,
49 [SHADER_FRAGMENT] = SB_FRAG_SHADER,
50 };
51
52 /* regid: base const register
53 * prsc or dwords: buffer containing constant values
54 * sizedwords: size of const value buffer
55 */
56 void
57 fd3_emit_const(struct fd_ringbuffer *ring, enum shader_t type,
58 uint32_t regid, uint32_t offset, uint32_t sizedwords,
59 const uint32_t *dwords, struct pipe_resource *prsc)
60 {
61 uint32_t i, sz;
62 enum adreno_state_src src;
63
64 debug_assert((regid % 4) == 0);
65 debug_assert((sizedwords % 4) == 0);
66
67 if (prsc) {
68 sz = 0;
69 src = SS_INDIRECT;
70 } else {
71 sz = sizedwords;
72 src = SS_DIRECT;
73 }
74
75 OUT_PKT3(ring, CP_LOAD_STATE, 2 + sz);
76 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/2) |
77 CP_LOAD_STATE_0_STATE_SRC(src) |
78 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
79 CP_LOAD_STATE_0_NUM_UNIT(sizedwords/2));
80 if (prsc) {
81 struct fd_bo *bo = fd_resource(prsc)->bo;
82 OUT_RELOC(ring, bo, offset,
83 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS), 0);
84 } else {
85 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
86 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
87 dwords = (uint32_t *)&((uint8_t *)dwords)[offset];
88 }
89 for (i = 0; i < sz; i++) {
90 OUT_RING(ring, dwords[i]);
91 }
92 }
93
94 static void
95 fd3_emit_const_bo(struct fd_ringbuffer *ring, enum shader_t type, boolean write,
96 uint32_t regid, uint32_t num, struct fd_bo **bos, uint32_t *offsets)
97 {
98 uint32_t i;
99
100 debug_assert((regid % 4) == 0);
101 debug_assert((num % 4) == 0);
102
103 OUT_PKT3(ring, CP_LOAD_STATE, 2 + num);
104 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(regid/2) |
105 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
106 CP_LOAD_STATE_0_STATE_BLOCK(sb[type]) |
107 CP_LOAD_STATE_0_NUM_UNIT(num/2));
108 OUT_RING(ring, CP_LOAD_STATE_1_EXT_SRC_ADDR(0) |
109 CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS));
110
111 for (i = 0; i < num; i++) {
112 if (bos[i]) {
113 if (write) {
114 OUT_RELOCW(ring, bos[i], offsets[i], 0, 0);
115 } else {
116 OUT_RELOC(ring, bos[i], offsets[i], 0, 0);
117 }
118 } else {
119 OUT_RING(ring, 0xbad00000 | (i << 16));
120 }
121 }
122 }
123
124 #define VERT_TEX_OFF 0
125 #define FRAG_TEX_OFF 16
126 #define BASETABLE_SZ A3XX_MAX_MIP_LEVELS
127
128 static void
129 emit_textures(struct fd_context *ctx, struct fd_ringbuffer *ring,
130 enum adreno_state_block sb, struct fd_texture_stateobj *tex)
131 {
132 static const unsigned tex_off[] = {
133 [SB_VERT_TEX] = VERT_TEX_OFF,
134 [SB_FRAG_TEX] = FRAG_TEX_OFF,
135 };
136 static const enum adreno_state_block mipaddr[] = {
137 [SB_VERT_TEX] = SB_VERT_MIPADDR,
138 [SB_FRAG_TEX] = SB_FRAG_MIPADDR,
139 };
140 static const uint32_t bcolor_reg[] = {
141 [SB_VERT_TEX] = REG_A3XX_TPL1_TP_VS_BORDER_COLOR_BASE_ADDR,
142 [SB_FRAG_TEX] = REG_A3XX_TPL1_TP_FS_BORDER_COLOR_BASE_ADDR,
143 };
144 struct fd3_context *fd3_ctx = fd3_context(ctx);
145 bool needs_border = false;
146 unsigned i, j;
147
148 if (tex->num_samplers > 0) {
149 /* output sampler state: */
150 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (2 * tex->num_samplers));
151 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(tex_off[sb]) |
152 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
153 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
154 CP_LOAD_STATE_0_NUM_UNIT(tex->num_samplers));
155 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
156 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
157 for (i = 0; i < tex->num_samplers; i++) {
158 static const struct fd3_sampler_stateobj dummy_sampler = {};
159 const struct fd3_sampler_stateobj *sampler = tex->samplers[i] ?
160 fd3_sampler_stateobj(tex->samplers[i]) :
161 &dummy_sampler;
162
163 OUT_RING(ring, sampler->texsamp0);
164 OUT_RING(ring, sampler->texsamp1);
165
166 needs_border |= sampler->needs_border;
167 }
168 }
169
170 if (tex->num_textures > 0) {
171 /* emit texture state: */
172 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (4 * tex->num_textures));
173 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(tex_off[sb]) |
174 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
175 CP_LOAD_STATE_0_STATE_BLOCK(sb) |
176 CP_LOAD_STATE_0_NUM_UNIT(tex->num_textures));
177 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
178 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
179 for (i = 0; i < tex->num_textures; i++) {
180 static const struct fd3_pipe_sampler_view dummy_view = {};
181 const struct fd3_pipe_sampler_view *view = tex->textures[i] ?
182 fd3_pipe_sampler_view(tex->textures[i]) :
183 &dummy_view;
184 OUT_RING(ring, view->texconst0);
185 OUT_RING(ring, view->texconst1);
186 OUT_RING(ring, view->texconst2 |
187 A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
188 OUT_RING(ring, view->texconst3);
189 }
190
191 /* emit mipaddrs: */
192 OUT_PKT3(ring, CP_LOAD_STATE, 2 + (BASETABLE_SZ * tex->num_textures));
193 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(BASETABLE_SZ * tex_off[sb]) |
194 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
195 CP_LOAD_STATE_0_STATE_BLOCK(mipaddr[sb]) |
196 CP_LOAD_STATE_0_NUM_UNIT(BASETABLE_SZ * tex->num_textures));
197 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
198 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
199 for (i = 0; i < tex->num_textures; i++) {
200 static const struct fd3_pipe_sampler_view dummy_view = {
201 .base.target = PIPE_TEXTURE_1D, /* anything !PIPE_BUFFER */
202 .base.u.tex.first_level = 1,
203 };
204 const struct fd3_pipe_sampler_view *view = tex->textures[i] ?
205 fd3_pipe_sampler_view(tex->textures[i]) :
206 &dummy_view;
207 struct fd_resource *rsc = fd_resource(view->base.texture);
208 if (rsc && rsc->base.b.target == PIPE_BUFFER) {
209 OUT_RELOC(ring, rsc->bo, view->base.u.buf.first_element *
210 util_format_get_blocksize(view->base.format), 0, 0);
211 j = 1;
212 } else {
213 unsigned start = fd_sampler_first_level(&view->base);
214 unsigned end = fd_sampler_last_level(&view->base);
215
216 for (j = 0; j < (end - start + 1); j++) {
217 struct fd_resource_slice *slice =
218 fd_resource_slice(rsc, j + start);
219 OUT_RELOC(ring, rsc->bo, slice->offset, 0, 0);
220 }
221 }
222
223 /* pad the remaining entries w/ null: */
224 for (; j < BASETABLE_SZ; j++) {
225 OUT_RING(ring, 0x00000000);
226 }
227 }
228 }
229
230 if (needs_border) {
231 unsigned off;
232 void *ptr;
233
234 u_upload_alloc(fd3_ctx->border_color_uploader,
235 0, BORDER_COLOR_UPLOAD_SIZE,
236 BORDER_COLOR_UPLOAD_SIZE, &off,
237 &fd3_ctx->border_color_buf,
238 &ptr);
239
240 fd_setup_border_colors(tex, ptr, tex_off[sb]);
241
242 OUT_PKT0(ring, bcolor_reg[sb], 1);
243 OUT_RELOC(ring, fd_resource(fd3_ctx->border_color_buf)->bo, off, 0, 0);
244
245 u_upload_unmap(fd3_ctx->border_color_uploader);
246 }
247 }
248
249 /* emit texture state for mem->gmem restore operation.. eventually it would
250 * be good to get rid of this and use normal CSO/etc state for more of these
251 * special cases, but for now the compiler is not sufficient..
252 *
253 * Also, for using normal state, not quite sure how to handle the special
254 * case format (fd3_gmem_restore_format()) stuff for restoring depth/stencil.
255 */
256 void
257 fd3_emit_gmem_restore_tex(struct fd_ringbuffer *ring,
258 struct pipe_surface **psurf,
259 int bufs)
260 {
261 int i, j;
262
263 /* output sampler state: */
264 OUT_PKT3(ring, CP_LOAD_STATE, 2 + 2 * bufs);
265 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(FRAG_TEX_OFF) |
266 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
267 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
268 CP_LOAD_STATE_0_NUM_UNIT(bufs));
269 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_SHADER) |
270 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
271 for (i = 0; i < bufs; i++) {
272 OUT_RING(ring, A3XX_TEX_SAMP_0_XY_MAG(A3XX_TEX_NEAREST) |
273 A3XX_TEX_SAMP_0_XY_MIN(A3XX_TEX_NEAREST) |
274 A3XX_TEX_SAMP_0_WRAP_S(A3XX_TEX_CLAMP_TO_EDGE) |
275 A3XX_TEX_SAMP_0_WRAP_T(A3XX_TEX_CLAMP_TO_EDGE) |
276 A3XX_TEX_SAMP_0_WRAP_R(A3XX_TEX_REPEAT));
277 OUT_RING(ring, 0x00000000);
278 }
279
280 /* emit texture state: */
281 OUT_PKT3(ring, CP_LOAD_STATE, 2 + 4 * bufs);
282 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(FRAG_TEX_OFF) |
283 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
284 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_TEX) |
285 CP_LOAD_STATE_0_NUM_UNIT(bufs));
286 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
287 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
288 for (i = 0; i < bufs; i++) {
289 if (!psurf[i]) {
290 OUT_RING(ring, A3XX_TEX_CONST_0_TYPE(A3XX_TEX_2D) |
291 A3XX_TEX_CONST_0_SWIZ_X(A3XX_TEX_ONE) |
292 A3XX_TEX_CONST_0_SWIZ_Y(A3XX_TEX_ONE) |
293 A3XX_TEX_CONST_0_SWIZ_Z(A3XX_TEX_ONE) |
294 A3XX_TEX_CONST_0_SWIZ_W(A3XX_TEX_ONE));
295 OUT_RING(ring, 0x00000000);
296 OUT_RING(ring, A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
297 OUT_RING(ring, 0x00000000);
298 continue;
299 }
300
301 struct fd_resource *rsc = fd_resource(psurf[i]->texture);
302 enum pipe_format format = fd3_gmem_restore_format(psurf[i]->format);
303 /* The restore blit_zs shader expects stencil in sampler 0, and depth
304 * in sampler 1
305 */
306 if (rsc->stencil && i == 0) {
307 rsc = rsc->stencil;
308 format = fd3_gmem_restore_format(rsc->base.b.format);
309 }
310
311 /* note: PIPE_BUFFER disallowed for surfaces */
312 unsigned lvl = psurf[i]->u.tex.level;
313 struct fd_resource_slice *slice = fd_resource_slice(rsc, lvl);
314
315 debug_assert(psurf[i]->u.tex.first_layer == psurf[i]->u.tex.last_layer);
316
317 OUT_RING(ring, A3XX_TEX_CONST_0_FMT(fd3_pipe2tex(format)) |
318 A3XX_TEX_CONST_0_TYPE(A3XX_TEX_2D) |
319 fd3_tex_swiz(format, PIPE_SWIZZLE_X, PIPE_SWIZZLE_Y,
320 PIPE_SWIZZLE_Z, PIPE_SWIZZLE_W));
321 OUT_RING(ring, A3XX_TEX_CONST_1_FETCHSIZE(TFETCH_DISABLE) |
322 A3XX_TEX_CONST_1_WIDTH(psurf[i]->width) |
323 A3XX_TEX_CONST_1_HEIGHT(psurf[i]->height));
324 OUT_RING(ring, A3XX_TEX_CONST_2_PITCH(slice->pitch * rsc->cpp) |
325 A3XX_TEX_CONST_2_INDX(BASETABLE_SZ * i));
326 OUT_RING(ring, 0x00000000);
327 }
328
329 /* emit mipaddrs: */
330 OUT_PKT3(ring, CP_LOAD_STATE, 2 + BASETABLE_SZ * bufs);
331 OUT_RING(ring, CP_LOAD_STATE_0_DST_OFF(BASETABLE_SZ * FRAG_TEX_OFF) |
332 CP_LOAD_STATE_0_STATE_SRC(SS_DIRECT) |
333 CP_LOAD_STATE_0_STATE_BLOCK(SB_FRAG_MIPADDR) |
334 CP_LOAD_STATE_0_NUM_UNIT(BASETABLE_SZ * bufs));
335 OUT_RING(ring, CP_LOAD_STATE_1_STATE_TYPE(ST_CONSTANTS) |
336 CP_LOAD_STATE_1_EXT_SRC_ADDR(0));
337 for (i = 0; i < bufs; i++) {
338 if (psurf[i]) {
339 struct fd_resource *rsc = fd_resource(psurf[i]->texture);
340 /* Matches above logic for blit_zs shader */
341 if (rsc->stencil && i == 0)
342 rsc = rsc->stencil;
343 unsigned lvl = psurf[i]->u.tex.level;
344 uint32_t offset = fd_resource_offset(rsc, lvl, psurf[i]->u.tex.first_layer);
345 OUT_RELOC(ring, rsc->bo, offset, 0, 0);
346 } else {
347 OUT_RING(ring, 0x00000000);
348 }
349
350 /* pad the remaining entries w/ null: */
351 for (j = 1; j < BASETABLE_SZ; j++) {
352 OUT_RING(ring, 0x00000000);
353 }
354 }
355 }
356
357 void
358 fd3_emit_vertex_bufs(struct fd_ringbuffer *ring, struct fd3_emit *emit)
359 {
360 int32_t i, j, last = -1;
361 uint32_t total_in = 0;
362 const struct fd_vertex_state *vtx = emit->vtx;
363 const struct ir3_shader_variant *vp = fd3_emit_get_vp(emit);
364 unsigned vertex_regid = regid(63, 0);
365 unsigned instance_regid = regid(63, 0);
366 unsigned vtxcnt_regid = regid(63, 0);
367
368 /* Note that sysvals come *after* normal inputs: */
369 for (i = 0; i < vp->inputs_count; i++) {
370 if (!vp->inputs[i].compmask)
371 continue;
372 if (vp->inputs[i].sysval) {
373 switch(vp->inputs[i].slot) {
374 case SYSTEM_VALUE_BASE_VERTEX:
375 /* handled elsewhere */
376 break;
377 case SYSTEM_VALUE_VERTEX_ID_ZERO_BASE:
378 vertex_regid = vp->inputs[i].regid;
379 break;
380 case SYSTEM_VALUE_INSTANCE_ID:
381 instance_regid = vp->inputs[i].regid;
382 break;
383 case SYSTEM_VALUE_VERTEX_CNT:
384 vtxcnt_regid = vp->inputs[i].regid;
385 break;
386 default:
387 unreachable("invalid system value");
388 break;
389 }
390 } else if (i < vtx->vtx->num_elements) {
391 last = i;
392 }
393 }
394
395 for (i = 0, j = 0; i <= last; i++) {
396 assert(!vp->inputs[i].sysval);
397 if (vp->inputs[i].compmask) {
398 struct pipe_vertex_element *elem = &vtx->vtx->pipe[i];
399 const struct pipe_vertex_buffer *vb =
400 &vtx->vertexbuf.vb[elem->vertex_buffer_index];
401 struct fd_resource *rsc = fd_resource(vb->buffer);
402 enum pipe_format pfmt = elem->src_format;
403 enum a3xx_vtx_fmt fmt = fd3_pipe2vtx(pfmt);
404 bool switchnext = (i != last) ||
405 (vertex_regid != regid(63, 0)) ||
406 (instance_regid != regid(63, 0)) ||
407 (vtxcnt_regid != regid(63, 0));
408 bool isint = util_format_is_pure_integer(pfmt);
409 uint32_t fs = util_format_get_blocksize(pfmt);
410
411 debug_assert(fmt != ~0);
412
413 OUT_PKT0(ring, REG_A3XX_VFD_FETCH(j), 2);
414 OUT_RING(ring, A3XX_VFD_FETCH_INSTR_0_FETCHSIZE(fs - 1) |
415 A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE(vb->stride) |
416 COND(switchnext, A3XX_VFD_FETCH_INSTR_0_SWITCHNEXT) |
417 A3XX_VFD_FETCH_INSTR_0_INDEXCODE(j) |
418 COND(elem->instance_divisor, A3XX_VFD_FETCH_INSTR_0_INSTANCED) |
419 A3XX_VFD_FETCH_INSTR_0_STEPRATE(MAX2(1, elem->instance_divisor)));
420 OUT_RELOC(ring, rsc->bo, vb->buffer_offset + elem->src_offset, 0, 0);
421
422 OUT_PKT0(ring, REG_A3XX_VFD_DECODE_INSTR(j), 1);
423 OUT_RING(ring, A3XX_VFD_DECODE_INSTR_CONSTFILL |
424 A3XX_VFD_DECODE_INSTR_WRITEMASK(vp->inputs[i].compmask) |
425 A3XX_VFD_DECODE_INSTR_FORMAT(fmt) |
426 A3XX_VFD_DECODE_INSTR_SWAP(fd3_pipe2swap(pfmt)) |
427 A3XX_VFD_DECODE_INSTR_REGID(vp->inputs[i].regid) |
428 A3XX_VFD_DECODE_INSTR_SHIFTCNT(fs) |
429 A3XX_VFD_DECODE_INSTR_LASTCOMPVALID |
430 COND(isint, A3XX_VFD_DECODE_INSTR_INT) |
431 COND(switchnext, A3XX_VFD_DECODE_INSTR_SWITCHNEXT));
432
433 total_in += vp->inputs[i].ncomp;
434 j++;
435 }
436 }
437
438 /* hw doesn't like to be configured for zero vbo's, it seems: */
439 if (last < 0) {
440 /* just recycle the shader bo, we just need to point to *something*
441 * valid:
442 */
443 struct fd_bo *dummy_vbo = vp->bo;
444 bool switchnext = (vertex_regid != regid(63, 0)) ||
445 (instance_regid != regid(63, 0)) ||
446 (vtxcnt_regid != regid(63, 0));
447
448 OUT_PKT0(ring, REG_A3XX_VFD_FETCH(0), 2);
449 OUT_RING(ring, A3XX_VFD_FETCH_INSTR_0_FETCHSIZE(0) |
450 A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE(0) |
451 COND(switchnext, A3XX_VFD_FETCH_INSTR_0_SWITCHNEXT) |
452 A3XX_VFD_FETCH_INSTR_0_INDEXCODE(0) |
453 A3XX_VFD_FETCH_INSTR_0_STEPRATE(1));
454 OUT_RELOC(ring, dummy_vbo, 0, 0, 0);
455
456 OUT_PKT0(ring, REG_A3XX_VFD_DECODE_INSTR(0), 1);
457 OUT_RING(ring, A3XX_VFD_DECODE_INSTR_CONSTFILL |
458 A3XX_VFD_DECODE_INSTR_WRITEMASK(0x1) |
459 A3XX_VFD_DECODE_INSTR_FORMAT(VFMT_8_UNORM) |
460 A3XX_VFD_DECODE_INSTR_SWAP(XYZW) |
461 A3XX_VFD_DECODE_INSTR_REGID(regid(0,0)) |
462 A3XX_VFD_DECODE_INSTR_SHIFTCNT(1) |
463 A3XX_VFD_DECODE_INSTR_LASTCOMPVALID |
464 COND(switchnext, A3XX_VFD_DECODE_INSTR_SWITCHNEXT));
465
466 total_in = 1;
467 j = 1;
468 }
469
470 OUT_PKT0(ring, REG_A3XX_VFD_CONTROL_0, 2);
471 OUT_RING(ring, A3XX_VFD_CONTROL_0_TOTALATTRTOVS(total_in) |
472 A3XX_VFD_CONTROL_0_PACKETSIZE(2) |
473 A3XX_VFD_CONTROL_0_STRMDECINSTRCNT(j) |
474 A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT(j));
475 OUT_RING(ring, A3XX_VFD_CONTROL_1_MAXSTORAGE(1) | // XXX
476 A3XX_VFD_CONTROL_1_REGID4VTX(vertex_regid) |
477 A3XX_VFD_CONTROL_1_REGID4INST(instance_regid));
478
479 OUT_PKT0(ring, REG_A3XX_VFD_VS_THREADING_THRESHOLD, 1);
480 OUT_RING(ring, A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD(15) |
481 A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT(vtxcnt_regid));
482 }
483
484 void
485 fd3_emit_state(struct fd_context *ctx, struct fd_ringbuffer *ring,
486 struct fd3_emit *emit)
487 {
488 const struct ir3_shader_variant *vp = fd3_emit_get_vp(emit);
489 const struct ir3_shader_variant *fp = fd3_emit_get_fp(emit);
490 uint32_t dirty = emit->dirty;
491
492 emit_marker(ring, 5);
493
494 if (dirty & FD_DIRTY_SAMPLE_MASK) {
495 OUT_PKT0(ring, REG_A3XX_RB_MSAA_CONTROL, 1);
496 OUT_RING(ring, A3XX_RB_MSAA_CONTROL_DISABLE |
497 A3XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE) |
498 A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(ctx->sample_mask));
499 }
500
501 if ((dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG | FD_DIRTY_BLEND_DUAL)) &&
502 !emit->key.binning_pass) {
503 uint32_t val = fd3_zsa_stateobj(ctx->zsa)->rb_render_control |
504 fd3_blend_stateobj(ctx->blend)->rb_render_control;
505
506 val |= COND(fp->frag_face, A3XX_RB_RENDER_CONTROL_FACENESS);
507 val |= COND(fp->frag_coord, A3XX_RB_RENDER_CONTROL_XCOORD |
508 A3XX_RB_RENDER_CONTROL_YCOORD |
509 A3XX_RB_RENDER_CONTROL_ZCOORD |
510 A3XX_RB_RENDER_CONTROL_WCOORD);
511
512 /* I suppose if we needed to (which I don't *think* we need
513 * to), we could emit this for binning pass too. But we
514 * would need to keep a different patch-list for binning
515 * vs render pass.
516 */
517
518 OUT_PKT0(ring, REG_A3XX_RB_RENDER_CONTROL, 1);
519 OUT_RINGP(ring, val, &fd3_context(ctx)->rbrc_patches);
520 }
521
522 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_STENCIL_REF)) {
523 struct fd3_zsa_stateobj *zsa = fd3_zsa_stateobj(ctx->zsa);
524 struct pipe_stencil_ref *sr = &ctx->stencil_ref;
525
526 OUT_PKT0(ring, REG_A3XX_RB_ALPHA_REF, 1);
527 OUT_RING(ring, zsa->rb_alpha_ref);
528
529 OUT_PKT0(ring, REG_A3XX_RB_STENCIL_CONTROL, 1);
530 OUT_RING(ring, zsa->rb_stencil_control);
531
532 OUT_PKT0(ring, REG_A3XX_RB_STENCILREFMASK, 2);
533 OUT_RING(ring, zsa->rb_stencilrefmask |
534 A3XX_RB_STENCILREFMASK_STENCILREF(sr->ref_value[0]));
535 OUT_RING(ring, zsa->rb_stencilrefmask_bf |
536 A3XX_RB_STENCILREFMASK_BF_STENCILREF(sr->ref_value[1]));
537 }
538
539 if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_PROG)) {
540 uint32_t val = fd3_zsa_stateobj(ctx->zsa)->rb_depth_control;
541 if (fp->writes_pos) {
542 val |= A3XX_RB_DEPTH_CONTROL_FRAG_WRITES_Z;
543 val |= A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE;
544 }
545 if (fp->has_kill) {
546 val |= A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE;
547 }
548 OUT_PKT0(ring, REG_A3XX_RB_DEPTH_CONTROL, 1);
549 OUT_RING(ring, val);
550 }
551
552 if (dirty & FD_DIRTY_RASTERIZER) {
553 struct fd3_rasterizer_stateobj *rasterizer =
554 fd3_rasterizer_stateobj(ctx->rasterizer);
555
556 OUT_PKT0(ring, REG_A3XX_GRAS_SU_MODE_CONTROL, 1);
557 OUT_RING(ring, rasterizer->gras_su_mode_control);
558
559 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POINT_MINMAX, 2);
560 OUT_RING(ring, rasterizer->gras_su_point_minmax);
561 OUT_RING(ring, rasterizer->gras_su_point_size);
562
563 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POLY_OFFSET_SCALE, 2);
564 OUT_RING(ring, rasterizer->gras_su_poly_offset_scale);
565 OUT_RING(ring, rasterizer->gras_su_poly_offset_offset);
566 }
567
568 if (dirty & (FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) {
569 uint32_t val = fd3_rasterizer_stateobj(ctx->rasterizer)
570 ->gras_cl_clip_cntl;
571 val |= COND(fp->writes_pos, A3XX_GRAS_CL_CLIP_CNTL_ZCLIP_DISABLE);
572 val |= COND(fp->frag_coord, A3XX_GRAS_CL_CLIP_CNTL_ZCOORD |
573 A3XX_GRAS_CL_CLIP_CNTL_WCOORD);
574 /* TODO only use if prog doesn't use clipvertex/clipdist */
575 val |= A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES(
576 MIN2(util_bitcount(ctx->rasterizer->clip_plane_enable), 6));
577 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
578 OUT_RING(ring, val);
579 }
580
581 if (dirty & (FD_DIRTY_RASTERIZER | FD_DIRTY_UCP)) {
582 uint32_t planes = ctx->rasterizer->clip_plane_enable;
583 int count = 0;
584
585 while (planes && count < 6) {
586 int i = ffs(planes) - 1;
587
588 planes &= ~(1U << i);
589 fd_wfi(ctx, ring);
590 OUT_PKT0(ring, REG_A3XX_GRAS_CL_USER_PLANE(count++), 4);
591 OUT_RING(ring, fui(ctx->ucp.ucp[i][0]));
592 OUT_RING(ring, fui(ctx->ucp.ucp[i][1]));
593 OUT_RING(ring, fui(ctx->ucp.ucp[i][2]));
594 OUT_RING(ring, fui(ctx->ucp.ucp[i][3]));
595 }
596 }
597
598 /* NOTE: since primitive_restart is not actually part of any
599 * state object, we need to make sure that we always emit
600 * PRIM_VTX_CNTL.. either that or be more clever and detect
601 * when it changes.
602 */
603 if (emit->info) {
604 const struct pipe_draw_info *info = emit->info;
605 uint32_t val = fd3_rasterizer_stateobj(ctx->rasterizer)
606 ->pc_prim_vtx_cntl;
607
608 if (!emit->key.binning_pass) {
609 uint32_t stride_in_vpc = align(fp->total_in, 4) / 4;
610 if (stride_in_vpc > 0)
611 stride_in_vpc = MAX2(stride_in_vpc, 2);
612 val |= A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(stride_in_vpc);
613 }
614
615 if (info->indexed && info->primitive_restart) {
616 val |= A3XX_PC_PRIM_VTX_CNTL_PRIMITIVE_RESTART;
617 }
618
619 val |= COND(vp->writes_psize, A3XX_PC_PRIM_VTX_CNTL_PSIZE);
620
621 OUT_PKT0(ring, REG_A3XX_PC_PRIM_VTX_CNTL, 1);
622 OUT_RING(ring, val);
623 }
624
625 if (dirty & FD_DIRTY_SCISSOR) {
626 struct pipe_scissor_state *scissor = fd_context_get_scissor(ctx);
627
628 OUT_PKT0(ring, REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL, 2);
629 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(scissor->minx) |
630 A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(scissor->miny));
631 OUT_RING(ring, A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(scissor->maxx - 1) |
632 A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(scissor->maxy - 1));
633
634 ctx->max_scissor.minx = MIN2(ctx->max_scissor.minx, scissor->minx);
635 ctx->max_scissor.miny = MIN2(ctx->max_scissor.miny, scissor->miny);
636 ctx->max_scissor.maxx = MAX2(ctx->max_scissor.maxx, scissor->maxx);
637 ctx->max_scissor.maxy = MAX2(ctx->max_scissor.maxy, scissor->maxy);
638 }
639
640 if (dirty & FD_DIRTY_VIEWPORT) {
641 fd_wfi(ctx, ring);
642 OUT_PKT0(ring, REG_A3XX_GRAS_CL_VPORT_XOFFSET, 6);
643 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XOFFSET(ctx->viewport.translate[0] - 0.5));
644 OUT_RING(ring, A3XX_GRAS_CL_VPORT_XSCALE(ctx->viewport.scale[0]));
645 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YOFFSET(ctx->viewport.translate[1] - 0.5));
646 OUT_RING(ring, A3XX_GRAS_CL_VPORT_YSCALE(ctx->viewport.scale[1]));
647 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZOFFSET(ctx->viewport.translate[2]));
648 OUT_RING(ring, A3XX_GRAS_CL_VPORT_ZSCALE(ctx->viewport.scale[2]));
649 }
650
651 if (dirty & (FD_DIRTY_PROG | FD_DIRTY_FRAMEBUFFER | FD_DIRTY_BLEND_DUAL)) {
652 struct pipe_framebuffer_state *pfb = &ctx->framebuffer;
653 int nr_cbufs = pfb->nr_cbufs;
654 if (fd3_blend_stateobj(ctx->blend)->rb_render_control &
655 A3XX_RB_RENDER_CONTROL_DUAL_COLOR_IN_ENABLE)
656 nr_cbufs++;
657 fd3_program_emit(ring, emit, nr_cbufs, pfb->cbufs);
658 }
659
660 /* TODO we should not need this or fd_wfi() before emit_constants():
661 */
662 OUT_PKT3(ring, CP_EVENT_WRITE, 1);
663 OUT_RING(ring, HLSQ_FLUSH);
664
665 if (emit->prog == &ctx->prog) { /* evil hack to deal sanely with clear path */
666 ir3_emit_consts(vp, ring, ctx, emit->info, dirty);
667 if (!emit->key.binning_pass)
668 ir3_emit_consts(fp, ring, ctx, emit->info, dirty);
669 }
670
671 if (dirty & (FD_DIRTY_BLEND | FD_DIRTY_FRAMEBUFFER)) {
672 struct fd3_blend_stateobj *blend = fd3_blend_stateobj(ctx->blend);
673 uint32_t i;
674
675 for (i = 0; i < ARRAY_SIZE(blend->rb_mrt); i++) {
676 enum pipe_format format = pipe_surface_format(ctx->framebuffer.cbufs[i]);
677 const struct util_format_description *desc =
678 util_format_description(format);
679 bool is_float = util_format_is_float(format);
680 bool is_int = util_format_is_pure_integer(format);
681 bool has_alpha = util_format_has_alpha(format);
682 uint32_t control = blend->rb_mrt[i].control;
683 uint32_t blend_control = blend->rb_mrt[i].blend_control_alpha;
684
685 if (is_int) {
686 control &= (A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK |
687 A3XX_RB_MRT_CONTROL_DITHER_MODE__MASK);
688 control |= A3XX_RB_MRT_CONTROL_ROP_CODE(ROP_COPY);
689 }
690
691 if (format == PIPE_FORMAT_NONE)
692 control &= ~A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;
693
694 if (has_alpha) {
695 blend_control |= blend->rb_mrt[i].blend_control_rgb;
696 } else {
697 blend_control |= blend->rb_mrt[i].blend_control_no_alpha_rgb;
698 control &= ~A3XX_RB_MRT_CONTROL_BLEND2;
699 }
700
701 if (format && util_format_get_component_bits(
702 format, UTIL_FORMAT_COLORSPACE_RGB, 0) < 8) {
703 const struct pipe_rt_blend_state *rt;
704 if (ctx->blend->independent_blend_enable)
705 rt = &ctx->blend->rt[i];
706 else
707 rt = &ctx->blend->rt[0];
708
709 if (!util_format_colormask_full(desc, rt->colormask))
710 control |= A3XX_RB_MRT_CONTROL_READ_DEST_ENABLE;
711 }
712
713 OUT_PKT0(ring, REG_A3XX_RB_MRT_CONTROL(i), 1);
714 OUT_RING(ring, control);
715
716 OUT_PKT0(ring, REG_A3XX_RB_MRT_BLEND_CONTROL(i), 1);
717 OUT_RING(ring, blend_control |
718 COND(!is_float, A3XX_RB_MRT_BLEND_CONTROL_CLAMP_ENABLE));
719 }
720 }
721
722 if (dirty & FD_DIRTY_BLEND_COLOR) {
723 struct pipe_blend_color *bcolor = &ctx->blend_color;
724 OUT_PKT0(ring, REG_A3XX_RB_BLEND_RED, 4);
725 OUT_RING(ring, A3XX_RB_BLEND_RED_UINT(bcolor->color[0] * 255.0) |
726 A3XX_RB_BLEND_RED_FLOAT(bcolor->color[0]));
727 OUT_RING(ring, A3XX_RB_BLEND_GREEN_UINT(bcolor->color[1] * 255.0) |
728 A3XX_RB_BLEND_GREEN_FLOAT(bcolor->color[1]));
729 OUT_RING(ring, A3XX_RB_BLEND_BLUE_UINT(bcolor->color[2] * 255.0) |
730 A3XX_RB_BLEND_BLUE_FLOAT(bcolor->color[2]));
731 OUT_RING(ring, A3XX_RB_BLEND_ALPHA_UINT(bcolor->color[3] * 255.0) |
732 A3XX_RB_BLEND_ALPHA_FLOAT(bcolor->color[3]));
733 }
734
735 if (dirty & (FD_DIRTY_VERTTEX | FD_DIRTY_FRAGTEX))
736 fd_wfi(ctx, ring);
737
738 if (dirty & FD_DIRTY_VERTTEX) {
739 if (vp->has_samp)
740 emit_textures(ctx, ring, SB_VERT_TEX, &ctx->verttex);
741 else
742 dirty &= ~FD_DIRTY_VERTTEX;
743 }
744
745 if (dirty & FD_DIRTY_FRAGTEX) {
746 if (fp->has_samp)
747 emit_textures(ctx, ring, SB_FRAG_TEX, &ctx->fragtex);
748 else
749 dirty &= ~FD_DIRTY_FRAGTEX;
750 }
751
752 ctx->dirty &= ~dirty;
753 }
754
755 /* emit setup at begin of new cmdstream buffer (don't rely on previous
756 * state, there could have been a context switch between ioctls):
757 */
758 void
759 fd3_emit_restore(struct fd_context *ctx)
760 {
761 struct fd3_context *fd3_ctx = fd3_context(ctx);
762 struct fd_ringbuffer *ring = ctx->ring;
763 int i;
764
765 if (ctx->screen->gpu_id == 320) {
766 OUT_PKT3(ring, CP_REG_RMW, 3);
767 OUT_RING(ring, REG_A3XX_RBBM_CLOCK_CTL);
768 OUT_RING(ring, 0xfffcffff);
769 OUT_RING(ring, 0x00000000);
770 }
771
772 fd_wfi(ctx, ring);
773 OUT_PKT3(ring, CP_INVALIDATE_STATE, 1);
774 OUT_RING(ring, 0x00007fff);
775
776 OUT_PKT0(ring, REG_A3XX_SP_VS_PVT_MEM_PARAM_REG, 3);
777 OUT_RING(ring, 0x08000001); /* SP_VS_PVT_MEM_CTRL_REG */
778 OUT_RELOC(ring, fd3_ctx->vs_pvt_mem, 0,0,0); /* SP_VS_PVT_MEM_ADDR_REG */
779 OUT_RING(ring, 0x00000000); /* SP_VS_PVT_MEM_SIZE_REG */
780
781 OUT_PKT0(ring, REG_A3XX_SP_FS_PVT_MEM_PARAM_REG, 3);
782 OUT_RING(ring, 0x08000001); /* SP_FS_PVT_MEM_CTRL_REG */
783 OUT_RELOC(ring, fd3_ctx->fs_pvt_mem, 0,0,0); /* SP_FS_PVT_MEM_ADDR_REG */
784 OUT_RING(ring, 0x00000000); /* SP_FS_PVT_MEM_SIZE_REG */
785
786 OUT_PKT0(ring, REG_A3XX_PC_VERTEX_REUSE_BLOCK_CNTL, 1);
787 OUT_RING(ring, 0x0000000b); /* PC_VERTEX_REUSE_BLOCK_CNTL */
788
789 OUT_PKT0(ring, REG_A3XX_GRAS_SC_CONTROL, 1);
790 OUT_RING(ring, A3XX_GRAS_SC_CONTROL_RENDER_MODE(RB_RENDERING_PASS) |
791 A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(MSAA_ONE) |
792 A3XX_GRAS_SC_CONTROL_RASTER_MODE(0));
793
794 OUT_PKT0(ring, REG_A3XX_RB_MSAA_CONTROL, 2);
795 OUT_RING(ring, A3XX_RB_MSAA_CONTROL_DISABLE |
796 A3XX_RB_MSAA_CONTROL_SAMPLES(MSAA_ONE) |
797 A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(0xffff));
798 OUT_RING(ring, 0x00000000); /* RB_ALPHA_REF */
799
800 OUT_PKT0(ring, REG_A3XX_GRAS_CL_GB_CLIP_ADJ, 1);
801 OUT_RING(ring, A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ(0) |
802 A3XX_GRAS_CL_GB_CLIP_ADJ_VERT(0));
803
804 OUT_PKT0(ring, REG_A3XX_GRAS_TSE_DEBUG_ECO, 1);
805 OUT_RING(ring, 0x00000001); /* GRAS_TSE_DEBUG_ECO */
806
807 OUT_PKT0(ring, REG_A3XX_TPL1_TP_VS_TEX_OFFSET, 1);
808 OUT_RING(ring, A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET(VERT_TEX_OFF) |
809 A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET(VERT_TEX_OFF) |
810 A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR(BASETABLE_SZ * VERT_TEX_OFF));
811
812 OUT_PKT0(ring, REG_A3XX_TPL1_TP_FS_TEX_OFFSET, 1);
813 OUT_RING(ring, A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET(FRAG_TEX_OFF) |
814 A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET(FRAG_TEX_OFF) |
815 A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR(BASETABLE_SZ * FRAG_TEX_OFF));
816
817 OUT_PKT0(ring, REG_A3XX_VPC_VARY_CYLWRAP_ENABLE_0, 2);
818 OUT_RING(ring, 0x00000000); /* VPC_VARY_CYLWRAP_ENABLE_0 */
819 OUT_RING(ring, 0x00000000); /* VPC_VARY_CYLWRAP_ENABLE_1 */
820
821 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0E43, 1);
822 OUT_RING(ring, 0x00000001); /* UNKNOWN_0E43 */
823
824 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0F03, 1);
825 OUT_RING(ring, 0x00000001); /* UNKNOWN_0F03 */
826
827 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0EE0, 1);
828 OUT_RING(ring, 0x00000003); /* UNKNOWN_0EE0 */
829
830 OUT_PKT0(ring, REG_A3XX_UNKNOWN_0C3D, 1);
831 OUT_RING(ring, 0x00000001); /* UNKNOWN_0C3D */
832
833 OUT_PKT0(ring, REG_A3XX_HLSQ_PERFCOUNTER0_SELECT, 1);
834 OUT_RING(ring, 0x00000000); /* HLSQ_PERFCOUNTER0_SELECT */
835
836 OUT_PKT0(ring, REG_A3XX_HLSQ_CONST_VSPRESV_RANGE_REG, 2);
837 OUT_RING(ring, A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY(0) |
838 A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY(0));
839 OUT_RING(ring, A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY(0) |
840 A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY(0));
841
842 fd3_emit_cache_flush(ctx, ring);
843
844 OUT_PKT0(ring, REG_A3XX_GRAS_CL_CLIP_CNTL, 1);
845 OUT_RING(ring, 0x00000000); /* GRAS_CL_CLIP_CNTL */
846
847 OUT_PKT0(ring, REG_A3XX_GRAS_SU_POINT_MINMAX, 2);
848 OUT_RING(ring, 0xffc00010); /* GRAS_SU_POINT_MINMAX */
849 OUT_RING(ring, 0x00000008); /* GRAS_SU_POINT_SIZE */
850
851 OUT_PKT0(ring, REG_A3XX_PC_RESTART_INDEX, 1);
852 OUT_RING(ring, 0xffffffff); /* PC_RESTART_INDEX */
853
854 OUT_PKT0(ring, REG_A3XX_RB_WINDOW_OFFSET, 1);
855 OUT_RING(ring, A3XX_RB_WINDOW_OFFSET_X(0) |
856 A3XX_RB_WINDOW_OFFSET_Y(0));
857
858 OUT_PKT0(ring, REG_A3XX_RB_BLEND_RED, 4);
859 OUT_RING(ring, A3XX_RB_BLEND_RED_UINT(0) |
860 A3XX_RB_BLEND_RED_FLOAT(0.0));
861 OUT_RING(ring, A3XX_RB_BLEND_GREEN_UINT(0) |
862 A3XX_RB_BLEND_GREEN_FLOAT(0.0));
863 OUT_RING(ring, A3XX_RB_BLEND_BLUE_UINT(0) |
864 A3XX_RB_BLEND_BLUE_FLOAT(0.0));
865 OUT_RING(ring, A3XX_RB_BLEND_ALPHA_UINT(0xff) |
866 A3XX_RB_BLEND_ALPHA_FLOAT(1.0));
867
868 for (i = 0; i < 6; i++) {
869 OUT_PKT0(ring, REG_A3XX_GRAS_CL_USER_PLANE(i), 4);
870 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].X */
871 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].Y */
872 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].Z */
873 OUT_RING(ring, 0x00000000); /* GRAS_CL_USER_PLANE[i].W */
874 }
875
876 OUT_PKT0(ring, REG_A3XX_PC_VSTREAM_CONTROL, 1);
877 OUT_RING(ring, 0x00000000);
878
879 fd_event_write(ctx, ring, CACHE_FLUSH);
880
881 if (is_a3xx_p0(ctx->screen)) {
882 OUT_PKT3(ring, CP_DRAW_INDX, 3);
883 OUT_RING(ring, 0x00000000);
884 OUT_RING(ring, DRAW(1, DI_SRC_SEL_AUTO_INDEX,
885 INDEX_SIZE_IGN, IGNORE_VISIBILITY, 0));
886 OUT_RING(ring, 0); /* NumIndices */
887 }
888
889 OUT_PKT3(ring, CP_NOP, 4);
890 OUT_RING(ring, 0x00000000);
891 OUT_RING(ring, 0x00000000);
892 OUT_RING(ring, 0x00000000);
893 OUT_RING(ring, 0x00000000);
894
895 fd_wfi(ctx, ring);
896
897 fd_hw_query_enable(ctx, ring);
898
899 ctx->needs_rb_fbd = true;
900 }
901
902 static void
903 fd3_emit_ib(struct fd_ringbuffer *ring, struct fd_ringmarker *start,
904 struct fd_ringmarker *end)
905 {
906 __OUT_IB(ring, true, start, end);
907 }
908
909 void
910 fd3_emit_init(struct pipe_context *pctx)
911 {
912 struct fd_context *ctx = fd_context(pctx);
913 ctx->emit_const = fd3_emit_const;
914 ctx->emit_const_bo = fd3_emit_const_bo;
915 ctx->emit_ib = fd3_emit_ib;
916 }