projects / mesa.git / blob
? search:


443a91eb89f5d4e23c81d7d372a7dd39582faefe
[mesa.git] / src / gallium / drivers / r600 / r600_pipe.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23 #include "r600_pipe.h"
24 #include "r600_public.h"
25 #include "r600_isa.h"
26 #include "evergreen_compute.h"
27 #include "r600d.h"
28
29 #include <errno.h>
30 #include "pipe/p_shader_tokens.h"
31 #include "util/u_blitter.h"
32 #include "util/u_debug.h"
33 #include "util/u_format_s3tc.h"
34 #include "util/u_memory.h"
35 #include "util/u_simple_shaders.h"
36 #include "util/u_upload_mgr.h"
37 #include "util/u_math.h"
38 #include "vl/vl_decoder.h"
39 #include "vl/vl_video_buffer.h"
40 #include "os/os_time.h"
41
42 static const struct debug_named_value debug_options[] = {
43 /* logging */
44 { "texdepth", DBG_TEX_DEPTH, "Print texture depth info" },
45 { "compute", DBG_COMPUTE, "Print compute info" },
46
47 /* shaders */
48 { "fs", DBG_FS, "Print fetch shaders" },
49 { "vs", DBG_VS, "Print vertex shaders" },
50 { "gs", DBG_GS, "Print geometry shaders" },
51 { "ps", DBG_PS, "Print pixel shaders" },
52 { "cs", DBG_CS, "Print compute shaders" },
53
54 /* features */
55 { "nohyperz", DBG_NO_HYPERZ, "Disable Hyper-Z" },
56 #if defined(R600_USE_LLVM)
57 { "nollvm", DBG_NO_LLVM, "Disable the LLVM shader compiler" },
58 #endif
59 { "nocpdma", DBG_NO_CP_DMA, "Disable CP DMA" },
60 { "nodma", DBG_NO_ASYNC_DMA, "Disable asynchronous DMA" },
61 /* GL uses the word INVALIDATE, gallium uses the word DISCARD */
62 { "noinvalrange", DBG_NO_DISCARD_RANGE, "Disable handling of INVALIDATE_RANGE map flags" },
63
64 DEBUG_NAMED_VALUE_END /* must be last */
65 };
66
67 /*
68 * pipe_context
69 */
70 static struct r600_fence *r600_create_fence(struct r600_context *rctx)
71 {
72 struct r600_screen *rscreen = rctx->screen;
73 struct r600_fence *fence = NULL;
74
75 pipe_mutex_lock(rscreen->fences.mutex);
76
77 if (!rscreen->fences.bo) {
78 /* Create the shared buffer object */
79 rscreen->fences.bo = (struct r600_resource*)
80 pipe_buffer_create(&rscreen->screen, PIPE_BIND_CUSTOM,
81 PIPE_USAGE_STAGING, 4096);
82 if (!rscreen->fences.bo) {
83 R600_ERR("r600: failed to create bo for fence objects\n");
84 goto out;
85 }
86 rscreen->fences.data = r600_buffer_mmap_sync_with_rings(rctx, rscreen->fences.bo, PIPE_TRANSFER_READ_WRITE);
87 }
88
89 if (!LIST_IS_EMPTY(&rscreen->fences.pool)) {
90 struct r600_fence *entry;
91
92 /* Try to find a freed fence that has been signalled */
93 LIST_FOR_EACH_ENTRY(entry, &rscreen->fences.pool, head) {
94 if (rscreen->fences.data[entry->index] != 0) {
95 LIST_DELINIT(&entry->head);
96 fence = entry;
97 break;
98 }
99 }
100 }
101
102 if (!fence) {
103 /* Allocate a new fence */
104 struct r600_fence_block *block;
105 unsigned index;
106
107 if ((rscreen->fences.next_index + 1) >= 1024) {
108 R600_ERR("r600: too many concurrent fences\n");
109 goto out;
110 }
111
112 index = rscreen->fences.next_index++;
113
114 if (!(index % FENCE_BLOCK_SIZE)) {
115 /* Allocate a new block */
116 block = CALLOC_STRUCT(r600_fence_block);
117 if (block == NULL)
118 goto out;
119
120 LIST_ADD(&block->head, &rscreen->fences.blocks);
121 } else {
122 block = LIST_ENTRY(struct r600_fence_block, rscreen->fences.blocks.next, head);
123 }
124
125 fence = &block->fences[index % FENCE_BLOCK_SIZE];
126 fence->index = index;
127 }
128
129 pipe_reference_init(&fence->reference, 1);
130
131 rscreen->fences.data[fence->index] = 0;
132 r600_context_emit_fence(rctx, rscreen->fences.bo, fence->index, 1);
133
134 /* Create a dummy BO so that fence_finish without a timeout can sleep waiting for completion */
135 fence->sleep_bo = (struct r600_resource*)
136 pipe_buffer_create(&rctx->screen->screen, PIPE_BIND_CUSTOM,
137 PIPE_USAGE_STAGING, 1);
138 /* Add the fence as a dummy relocation. */
139 r600_context_bo_reloc(rctx, &rctx->rings.gfx, fence->sleep_bo, RADEON_USAGE_READWRITE);
140
141 out:
142 pipe_mutex_unlock(rscreen->fences.mutex);
143 return fence;
144 }
145
146 static void r600_flush(struct pipe_context *ctx, unsigned flags)
147 {
148 struct r600_context *rctx = (struct r600_context *)ctx;
149 struct pipe_query *render_cond = NULL;
150 unsigned render_cond_mode = 0;
151
152 rctx->rings.gfx.flushing = true;
153 /* Disable render condition. */
154 if (rctx->current_render_cond) {
155 render_cond = rctx->current_render_cond;
156 render_cond_mode = rctx->current_render_cond_mode;
157 ctx->render_condition(ctx, NULL, 0);
158 }
159
160 r600_context_flush(rctx, flags);
161 rctx->rings.gfx.flushing = false;
162 r600_begin_new_cs(rctx);
163
164 /* Re-enable render condition. */
165 if (render_cond) {
166 ctx->render_condition(ctx, render_cond, render_cond_mode);
167 }
168 }
169
170 static void r600_flush_from_st(struct pipe_context *ctx,
171 struct pipe_fence_handle **fence,
172 enum pipe_flush_flags flags)
173 {
174 struct r600_context *rctx = (struct r600_context *)ctx;
175 struct r600_fence **rfence = (struct r600_fence**)fence;
176 unsigned fflags;
177
178 fflags = flags & PIPE_FLUSH_END_OF_FRAME ? RADEON_FLUSH_END_OF_FRAME : 0;
179 if (rfence) {
180 *rfence = r600_create_fence(rctx);
181 }
182 /* flush gfx & dma ring, order does not matter as only one can be live */
183 if (rctx->rings.dma.cs) {
184 rctx->rings.dma.flush(rctx, fflags);
185 }
186 rctx->rings.gfx.flush(rctx, fflags);
187 }
188
189 static void r600_flush_gfx_ring(void *ctx, unsigned flags)
190 {
191 r600_flush((struct pipe_context*)ctx, flags);
192 }
193
194 static void r600_flush_dma_ring(void *ctx, unsigned flags)
195 {
196 struct r600_context *rctx = (struct r600_context *)ctx;
197 struct radeon_winsys_cs *cs = rctx->rings.dma.cs;
198 unsigned padding_dw, i;
199
200 if (!cs->cdw) {
201 return;
202 }
203
204 /* Pad the DMA CS to a multiple of 8 dwords. */
205 padding_dw = 8 - cs->cdw % 8;
206 if (padding_dw < 8) {
207 for (i = 0; i < padding_dw; i++) {
208 cs->buf[cs->cdw++] = DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0);
209 }
210 }
211
212 rctx->rings.dma.flushing = true;
213 rctx->ws->cs_flush(cs, flags);
214 rctx->rings.dma.flushing = false;
215 }
216
217 boolean r600_rings_is_buffer_referenced(struct r600_context *ctx,
218 struct radeon_winsys_cs_handle *buf,
219 enum radeon_bo_usage usage)
220 {
221 if (ctx->ws->cs_is_buffer_referenced(ctx->rings.gfx.cs, buf, usage)) {
222 return TRUE;
223 }
224 if (ctx->rings.dma.cs) {
225 if (ctx->ws->cs_is_buffer_referenced(ctx->rings.dma.cs, buf, usage)) {
226 return TRUE;
227 }
228 }
229 return FALSE;
230 }
231
232 void *r600_buffer_mmap_sync_with_rings(struct r600_context *ctx,
233 struct r600_resource *resource,
234 unsigned usage)
235 {
236 enum radeon_bo_usage rusage = RADEON_USAGE_READWRITE;
237 unsigned flags = 0;
238 bool sync_flush = TRUE;
239
240 if (usage & PIPE_TRANSFER_UNSYNCHRONIZED) {
241 return ctx->ws->buffer_map(resource->cs_buf, NULL, usage);
242 }
243
244 if (!(usage & PIPE_TRANSFER_WRITE)) {
245 /* have to wait for pending read */
246 rusage = RADEON_USAGE_WRITE;
247 }
248 if (usage & PIPE_TRANSFER_DONTBLOCK) {
249 flags |= RADEON_FLUSH_ASYNC;
250 }
251
252 if (ctx->ws->cs_is_buffer_referenced(ctx->rings.gfx.cs, resource->cs_buf, rusage) && ctx->rings.gfx.cs->cdw) {
253 ctx->rings.gfx.flush(ctx, flags);
254 if (usage & PIPE_TRANSFER_DONTBLOCK) {
255 return NULL;
256 }
257 }
258 if (ctx->rings.dma.cs) {
259 if (ctx->ws->cs_is_buffer_referenced(ctx->rings.dma.cs, resource->cs_buf, rusage) && ctx->rings.dma.cs->cdw) {
260 ctx->rings.dma.flush(ctx, flags);
261 if (usage & PIPE_TRANSFER_DONTBLOCK) {
262 return NULL;
263 }
264 }
265 }
266
267 if (usage & PIPE_TRANSFER_DONTBLOCK) {
268 if (ctx->ws->buffer_is_busy(resource->buf, rusage)) {
269 return NULL;
270 }
271 }
272 if (sync_flush) {
273 /* Try to avoid busy-waiting in radeon_bo_wait. */
274 ctx->ws->cs_sync_flush(ctx->rings.gfx.cs);
275 if (ctx->rings.dma.cs) {
276 ctx->ws->cs_sync_flush(ctx->rings.dma.cs);
277 }
278 }
279 ctx->ws->buffer_wait(resource->buf, rusage);
280
281 /* at this point everything is synchronized */
282 return ctx->ws->buffer_map(resource->cs_buf, NULL, usage | PIPE_TRANSFER_UNSYNCHRONIZED);
283 }
284
285 static void r600_flush_from_winsys(void *ctx, unsigned flags)
286 {
287 struct r600_context *rctx = (struct r600_context *)ctx;
288
289 rctx->rings.gfx.flush(rctx, flags);
290 }
291
292 static void r600_flush_dma_from_winsys(void *ctx, unsigned flags)
293 {
294 struct r600_context *rctx = (struct r600_context *)ctx;
295
296 rctx->rings.dma.flush(rctx, flags);
297 }
298
299 static void r600_destroy_context(struct pipe_context *context)
300 {
301 struct r600_context *rctx = (struct r600_context *)context;
302
303 r600_isa_destroy(rctx->isa);
304
305 pipe_resource_reference((struct pipe_resource**)&rctx->dummy_cmask, NULL);
306 pipe_resource_reference((struct pipe_resource**)&rctx->dummy_fmask, NULL);
307
308 if (rctx->dummy_pixel_shader) {
309 rctx->context.delete_fs_state(&rctx->context, rctx->dummy_pixel_shader);
310 }
311 if (rctx->custom_dsa_flush) {
312 rctx->context.delete_depth_stencil_alpha_state(&rctx->context, rctx->custom_dsa_flush);
313 }
314 if (rctx->custom_blend_resolve) {
315 rctx->context.delete_blend_state(&rctx->context, rctx->custom_blend_resolve);
316 }
317 if (rctx->custom_blend_decompress) {
318 rctx->context.delete_blend_state(&rctx->context, rctx->custom_blend_decompress);
319 }
320 if (rctx->custom_blend_fmask_decompress) {
321 rctx->context.delete_blend_state(&rctx->context, rctx->custom_blend_fmask_decompress);
322 }
323 util_unreference_framebuffer_state(&rctx->framebuffer.state);
324
325 if (rctx->blitter) {
326 util_blitter_destroy(rctx->blitter);
327 }
328 if (rctx->uploader) {
329 u_upload_destroy(rctx->uploader);
330 }
331 if (rctx->allocator_so_filled_size) {
332 u_suballocator_destroy(rctx->allocator_so_filled_size);
333 }
334 if (rctx->allocator_fetch_shader) {
335 u_suballocator_destroy(rctx->allocator_fetch_shader);
336 }
337 util_slab_destroy(&rctx->pool_transfers);
338
339 r600_release_command_buffer(&rctx->start_cs_cmd);
340
341 if (rctx->rings.gfx.cs) {
342 rctx->ws->cs_destroy(rctx->rings.gfx.cs);
343 }
344 if (rctx->rings.dma.cs) {
345 rctx->ws->cs_destroy(rctx->rings.dma.cs);
346 }
347
348 FREE(rctx);
349 }
350
351 static struct pipe_context *r600_create_context(struct pipe_screen *screen, void *priv)
352 {
353 struct r600_context *rctx = CALLOC_STRUCT(r600_context);
354 struct r600_screen* rscreen = (struct r600_screen *)screen;
355
356 if (rctx == NULL)
357 return NULL;
358
359 util_slab_create(&rctx->pool_transfers,
360 sizeof(struct r600_transfer), 64,
361 UTIL_SLAB_SINGLETHREADED);
362
363 rctx->context.screen = screen;
364 rctx->context.priv = priv;
365 rctx->context.destroy = r600_destroy_context;
366 rctx->context.flush = r600_flush_from_st;
367
368 /* Easy accessing of screen/winsys. */
369 rctx->screen = rscreen;
370 rctx->ws = rscreen->ws;
371 rctx->family = rscreen->family;
372 rctx->chip_class = rscreen->chip_class;
373 rctx->keep_tiling_flags = rscreen->info.drm_minor >= 12;
374
375 LIST_INITHEAD(&rctx->active_nontimer_queries);
376
377 r600_init_blit_functions(rctx);
378 r600_init_query_functions(rctx);
379 r600_init_context_resource_functions(rctx);
380 r600_init_surface_functions(rctx);
381
382 rctx->context.create_video_decoder = vl_create_decoder;
383 rctx->context.create_video_buffer = vl_video_buffer_create;
384
385 r600_init_common_state_functions(rctx);
386
387 switch (rctx->chip_class) {
388 case R600:
389 case R700:
390 r600_init_state_functions(rctx);
391 r600_init_atom_start_cs(rctx);
392 rctx->max_db = 4;
393 rctx->custom_dsa_flush = r600_create_db_flush_dsa(rctx);
394 rctx->custom_blend_resolve = rctx->chip_class == R700 ? r700_create_resolve_blend(rctx)
395 : r600_create_resolve_blend(rctx);
396 rctx->custom_blend_decompress = r600_create_decompress_blend(rctx);
397 rctx->has_vertex_cache = !(rctx->family == CHIP_RV610 ||
398 rctx->family == CHIP_RV620 ||
399 rctx->family == CHIP_RS780 ||
400 rctx->family == CHIP_RS880 ||
401 rctx->family == CHIP_RV710);
402 break;
403 case EVERGREEN:
404 case CAYMAN:
405 evergreen_init_state_functions(rctx);
406 evergreen_init_atom_start_cs(rctx);
407 evergreen_init_atom_start_compute_cs(rctx);
408 rctx->max_db = 8;
409 rctx->custom_dsa_flush = evergreen_create_db_flush_dsa(rctx);
410 rctx->custom_blend_resolve = evergreen_create_resolve_blend(rctx);
411 rctx->custom_blend_decompress = evergreen_create_decompress_blend(rctx);
412 rctx->custom_blend_fmask_decompress = evergreen_create_fmask_decompress_blend(rctx);
413 rctx->has_vertex_cache = !(rctx->family == CHIP_CEDAR ||
414 rctx->family == CHIP_PALM ||
415 rctx->family == CHIP_SUMO ||
416 rctx->family == CHIP_SUMO2 ||
417 rctx->family == CHIP_CAICOS ||
418 rctx->family == CHIP_CAYMAN ||
419 rctx->family == CHIP_ARUBA);
420 break;
421 default:
422 R600_ERR("Unsupported chip class %d.\n", rctx->chip_class);
423 goto fail;
424 }
425
426 rctx->rings.gfx.cs = rctx->ws->cs_create(rctx->ws, RING_GFX);
427 rctx->rings.gfx.flush = r600_flush_gfx_ring;
428 rctx->ws->cs_set_flush_callback(rctx->rings.gfx.cs, r600_flush_from_winsys, rctx);
429 rctx->rings.gfx.flushing = false;
430
431 rctx->rings.dma.cs = NULL;
432 if (rscreen->info.r600_has_dma && !(rscreen->debug_flags & DBG_NO_ASYNC_DMA)) {
433 rctx->rings.dma.cs = rctx->ws->cs_create(rctx->ws, RING_DMA);
434 rctx->rings.dma.flush = r600_flush_dma_ring;
435 rctx->ws->cs_set_flush_callback(rctx->rings.dma.cs, r600_flush_dma_from_winsys, rctx);
436 rctx->rings.dma.flushing = false;
437 }
438
439 rctx->uploader = u_upload_create(&rctx->context, 1024 * 1024, 256,
440 PIPE_BIND_INDEX_BUFFER |
441 PIPE_BIND_CONSTANT_BUFFER);
442 if (!rctx->uploader)
443 goto fail;
444
445 rctx->allocator_fetch_shader = u_suballocator_create(&rctx->context, 64 * 1024, 256,
446 0, PIPE_USAGE_STATIC, FALSE);
447 if (!rctx->allocator_fetch_shader)
448 goto fail;
449
450 rctx->allocator_so_filled_size = u_suballocator_create(&rctx->context, 4096, 4,
451 0, PIPE_USAGE_STATIC, TRUE);
452 if (!rctx->allocator_so_filled_size)
453 goto fail;
454
455 rctx->isa = calloc(1, sizeof(struct r600_isa));
456 if (!rctx->isa || r600_isa_init(rctx, rctx->isa))
457 goto fail;
458
459 rctx->blitter = util_blitter_create(&rctx->context);
460 if (rctx->blitter == NULL)
461 goto fail;
462 util_blitter_set_texture_multisample(rctx->blitter, rscreen->has_msaa);
463 rctx->blitter->draw_rectangle = r600_draw_rectangle;
464
465 r600_begin_new_cs(rctx);
466 r600_get_backend_mask(rctx); /* this emits commands and must be last */
467
468 rctx->dummy_pixel_shader =
469 util_make_fragment_cloneinput_shader(&rctx->context, 0,
470 TGSI_SEMANTIC_GENERIC,
471 TGSI_INTERPOLATE_CONSTANT);
472 rctx->context.bind_fs_state(&rctx->context, rctx->dummy_pixel_shader);
473
474 return &rctx->context;
475
476 fail:
477 r600_destroy_context(&rctx->context);
478 return NULL;
479 }
480
481 /*
482 * pipe_screen
483 */
484 static const char* r600_get_vendor(struct pipe_screen* pscreen)
485 {
486 return "X.Org";
487 }
488
489 static const char *r600_get_family_name(enum radeon_family family)
490 {
491 switch(family) {
492 case CHIP_R600: return "AMD R600";
493 case CHIP_RV610: return "AMD RV610";
494 case CHIP_RV630: return "AMD RV630";
495 case CHIP_RV670: return "AMD RV670";
496 case CHIP_RV620: return "AMD RV620";
497 case CHIP_RV635: return "AMD RV635";
498 case CHIP_RS780: return "AMD RS780";
499 case CHIP_RS880: return "AMD RS880";
500 case CHIP_RV770: return "AMD RV770";
501 case CHIP_RV730: return "AMD RV730";
502 case CHIP_RV710: return "AMD RV710";
503 case CHIP_RV740: return "AMD RV740";
504 case CHIP_CEDAR: return "AMD CEDAR";
505 case CHIP_REDWOOD: return "AMD REDWOOD";
506 case CHIP_JUNIPER: return "AMD JUNIPER";
507 case CHIP_CYPRESS: return "AMD CYPRESS";
508 case CHIP_HEMLOCK: return "AMD HEMLOCK";
509 case CHIP_PALM: return "AMD PALM";
510 case CHIP_SUMO: return "AMD SUMO";
511 case CHIP_SUMO2: return "AMD SUMO2";
512 case CHIP_BARTS: return "AMD BARTS";
513 case CHIP_TURKS: return "AMD TURKS";
514 case CHIP_CAICOS: return "AMD CAICOS";
515 case CHIP_CAYMAN: return "AMD CAYMAN";
516 case CHIP_ARUBA: return "AMD ARUBA";
517 default: return "AMD unknown";
518 }
519 }
520
521 static const char* r600_get_name(struct pipe_screen* pscreen)
522 {
523 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
524
525 return r600_get_family_name(rscreen->family);
526 }
527
528 static int r600_get_param(struct pipe_screen* pscreen, enum pipe_cap param)
529 {
530 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
531 enum radeon_family family = rscreen->family;
532
533 switch (param) {
534 /* Supported features (boolean caps). */
535 case PIPE_CAP_NPOT_TEXTURES:
536 case PIPE_CAP_TWO_SIDED_STENCIL:
537 case PIPE_CAP_ANISOTROPIC_FILTER:
538 case PIPE_CAP_POINT_SPRITE:
539 case PIPE_CAP_OCCLUSION_QUERY:
540 case PIPE_CAP_TEXTURE_SHADOW_MAP:
541 case PIPE_CAP_TEXTURE_MIRROR_CLAMP:
542 case PIPE_CAP_BLEND_EQUATION_SEPARATE:
543 case PIPE_CAP_TEXTURE_SWIZZLE:
544 case PIPE_CAP_DEPTH_CLIP_DISABLE:
545 case PIPE_CAP_SHADER_STENCIL_EXPORT:
546 case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
547 case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
548 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
549 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
550 case PIPE_CAP_SM3:
551 case PIPE_CAP_SEAMLESS_CUBE_MAP:
552 case PIPE_CAP_PRIMITIVE_RESTART:
553 case PIPE_CAP_CONDITIONAL_RENDER:
554 case PIPE_CAP_TEXTURE_BARRIER:
555 case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
556 case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
557 case PIPE_CAP_TGSI_INSTANCEID:
558 case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
559 case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
560 case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
561 case PIPE_CAP_USER_INDEX_BUFFERS:
562 case PIPE_CAP_USER_CONSTANT_BUFFERS:
563 case PIPE_CAP_COMPUTE:
564 case PIPE_CAP_START_INSTANCE:
565 case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
566 case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
567 case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
568 return 1;
569 case PIPE_CAP_TGSI_TEXCOORD:
570 return 0;
571
572 case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
573 return R600_MAP_BUFFER_ALIGNMENT;
574
575 case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
576 return 256;
577
578 case PIPE_CAP_GLSL_FEATURE_LEVEL:
579 return 140;
580
581 case PIPE_CAP_TEXTURE_MULTISAMPLE:
582 return rscreen->msaa_texture_support != MSAA_TEXTURE_SAMPLE_ZERO;
583
584 /* Supported except the original R600. */
585 case PIPE_CAP_INDEP_BLEND_ENABLE:
586 case PIPE_CAP_INDEP_BLEND_FUNC:
587 /* R600 doesn't support per-MRT blends */
588 return family == CHIP_R600 ? 0 : 1;
589
590 /* Supported on Evergreen. */
591 case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
592 case PIPE_CAP_CUBE_MAP_ARRAY:
593 return family >= CHIP_CEDAR ? 1 : 0;
594
595 /* Unsupported features. */
596 case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
597 case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
598 case PIPE_CAP_SCALED_RESOLVE:
599 case PIPE_CAP_TGSI_CAN_COMPACT_VARYINGS:
600 case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS:
601 case PIPE_CAP_FRAGMENT_COLOR_CLAMPED:
602 case PIPE_CAP_VERTEX_COLOR_CLAMPED:
603 case PIPE_CAP_USER_VERTEX_BUFFERS:
604 case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
605 return 0;
606
607 /* Stream output. */
608 case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
609 return rscreen->has_streamout ? 4 : 0;
610 case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
611 return rscreen->has_streamout ? 1 : 0;
612 case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
613 case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
614 return 32*4;
615
616 /* Texturing. */
617 case PIPE_CAP_MAX_TEXTURE_2D_LEVELS:
618 case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
619 case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
620 if (family >= CHIP_CEDAR)
621 return 15;
622 else
623 return 14;
624 case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
625 return rscreen->info.drm_minor >= 9 ?
626 (family >= CHIP_CEDAR ? 16384 : 8192) : 0;
627 case PIPE_CAP_MAX_COMBINED_SAMPLERS:
628 return 32;
629
630 /* Render targets. */
631 case PIPE_CAP_MAX_RENDER_TARGETS:
632 /* XXX some r6xx are buggy and can only do 4 */
633 return 8;
634
635 /* Timer queries, present when the clock frequency is non zero. */
636 case PIPE_CAP_QUERY_TIME_ELAPSED:
637 return rscreen->info.r600_clock_crystal_freq != 0;
638 case PIPE_CAP_QUERY_TIMESTAMP:
639 return rscreen->info.drm_minor >= 20 &&
640 rscreen->info.r600_clock_crystal_freq != 0;
641
642 case PIPE_CAP_MIN_TEXEL_OFFSET:
643 return -8;
644
645 case PIPE_CAP_MAX_TEXEL_OFFSET:
646 return 7;
647 }
648 return 0;
649 }
650
651 static float r600_get_paramf(struct pipe_screen* pscreen,
652 enum pipe_capf param)
653 {
654 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
655 enum radeon_family family = rscreen->family;
656
657 switch (param) {
658 case PIPE_CAPF_MAX_LINE_WIDTH:
659 case PIPE_CAPF_MAX_LINE_WIDTH_AA:
660 case PIPE_CAPF_MAX_POINT_WIDTH:
661 case PIPE_CAPF_MAX_POINT_WIDTH_AA:
662 if (family >= CHIP_CEDAR)
663 return 16384.0f;
664 else
665 return 8192.0f;
666 case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
667 return 16.0f;
668 case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
669 return 16.0f;
670 case PIPE_CAPF_GUARD_BAND_LEFT:
671 case PIPE_CAPF_GUARD_BAND_TOP:
672 case PIPE_CAPF_GUARD_BAND_RIGHT:
673 case PIPE_CAPF_GUARD_BAND_BOTTOM:
674 return 0.0f;
675 }
676 return 0.0f;
677 }
678
679 static int r600_get_shader_param(struct pipe_screen* pscreen, unsigned shader, enum pipe_shader_cap param)
680 {
681 switch(shader)
682 {
683 case PIPE_SHADER_FRAGMENT:
684 case PIPE_SHADER_VERTEX:
685 case PIPE_SHADER_COMPUTE:
686 break;
687 case PIPE_SHADER_GEOMETRY:
688 /* XXX: support and enable geometry programs */
689 return 0;
690 default:
691 /* XXX: support tessellation on Evergreen */
692 return 0;
693 }
694
695 switch (param) {
696 case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
697 case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
698 case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
699 case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
700 return 16384;
701 case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
702 return 32;
703 case PIPE_SHADER_CAP_MAX_INPUTS:
704 return 32;
705 case PIPE_SHADER_CAP_MAX_TEMPS:
706 return 256; /* Max native temporaries. */
707 case PIPE_SHADER_CAP_MAX_ADDRS:
708 /* XXX Isn't this equal to TEMPS? */
709 return 1; /* Max native address registers */
710 case PIPE_SHADER_CAP_MAX_CONSTS:
711 return R600_MAX_CONST_BUFFER_SIZE;
712 case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
713 return R600_MAX_USER_CONST_BUFFERS;
714 case PIPE_SHADER_CAP_MAX_PREDS:
715 return 0; /* nothing uses this */
716 case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
717 return 1;
718 case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
719 return 0;
720 case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
721 case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
722 case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
723 case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
724 return 1;
725 case PIPE_SHADER_CAP_SUBROUTINES:
726 return 0;
727 case PIPE_SHADER_CAP_INTEGERS:
728 return 1;
729 case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
730 return 16;
731 case PIPE_SHADER_CAP_PREFERRED_IR:
732 if (shader == PIPE_SHADER_COMPUTE) {
733 return PIPE_SHADER_IR_LLVM;
734 } else {
735 return PIPE_SHADER_IR_TGSI;
736 }
737 }
738 return 0;
739 }
740
741 static int r600_get_video_param(struct pipe_screen *screen,
742 enum pipe_video_profile profile,
743 enum pipe_video_cap param)
744 {
745 switch (param) {
746 case PIPE_VIDEO_CAP_SUPPORTED:
747 return vl_profile_supported(screen, profile);
748 case PIPE_VIDEO_CAP_NPOT_TEXTURES:
749 return 1;
750 case PIPE_VIDEO_CAP_MAX_WIDTH:
751 case PIPE_VIDEO_CAP_MAX_HEIGHT:
752 return vl_video_buffer_max_size(screen);
753 case PIPE_VIDEO_CAP_PREFERED_FORMAT:
754 return PIPE_FORMAT_NV12;
755 case PIPE_VIDEO_CAP_PREFERS_INTERLACED:
756 return false;
757 case PIPE_VIDEO_CAP_SUPPORTS_INTERLACED:
758 return false;
759 case PIPE_VIDEO_CAP_SUPPORTS_PROGRESSIVE:
760 return true;
761 default:
762 return 0;
763 }
764 }
765
766 static int r600_get_compute_param(struct pipe_screen *screen,
767 enum pipe_compute_cap param,
768 void *ret)
769 {
770 //TODO: select these params by asic
771 switch (param) {
772 case PIPE_COMPUTE_CAP_IR_TARGET:
773 if (ret) {
774 strcpy(ret, "r600--");
775 }
776 return 7 * sizeof(char);
777
778 case PIPE_COMPUTE_CAP_GRID_DIMENSION:
779 if (ret) {
780 uint64_t * grid_dimension = ret;
781 grid_dimension[0] = 3;
782 }
783 return 1 * sizeof(uint64_t);
784
785 case PIPE_COMPUTE_CAP_MAX_GRID_SIZE:
786 if (ret) {
787 uint64_t * grid_size = ret;
788 grid_size[0] = 65535;
789 grid_size[1] = 65535;
790 grid_size[2] = 1;
791 }
792 return 3 * sizeof(uint64_t) ;
793
794 case PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE:
795 if (ret) {
796 uint64_t * block_size = ret;
797 block_size[0] = 256;
798 block_size[1] = 256;
799 block_size[2] = 256;
800 }
801 return 3 * sizeof(uint64_t);
802
803 case PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK:
804 if (ret) {
805 uint64_t * max_threads_per_block = ret;
806 *max_threads_per_block = 256;
807 }
808 return sizeof(uint64_t);
809
810 case PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE:
811 if (ret) {
812 uint64_t * max_global_size = ret;
813 /* XXX: This is what the proprietary driver reports, we
814 * may want to use a different value. */
815 *max_global_size = 201326592;
816 }
817 return sizeof(uint64_t);
818
819 case PIPE_COMPUTE_CAP_MAX_INPUT_SIZE:
820 if (ret) {
821 uint64_t * max_input_size = ret;
822 *max_input_size = 1024;
823 }
824 return sizeof(uint64_t);
825
826 case PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE:
827 if (ret) {
828 uint64_t * max_local_size = ret;
829 /* XXX: This is what the proprietary driver reports, we
830 * may want to use a different value. */
831 *max_local_size = 32768;
832 }
833 return sizeof(uint64_t);
834
835 case PIPE_COMPUTE_CAP_MAX_MEM_ALLOC_SIZE:
836 if (ret) {
837 uint64_t max_global_size;
838 uint64_t * max_mem_alloc_size = ret;
839 r600_get_compute_param(screen,
840 PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE,
841 &max_global_size);
842 /* OpenCL requres this value be at least
843 * max(MAX_GLOBAL_SIZE / 4, 128 * 1024 *1024)
844 * I'm really not sure what value to report here, but
845 * MAX_GLOBAL_SIZE / 4 seems resonable.
846 */
847 *max_mem_alloc_size = max_global_size / 4;
848 }
849 return sizeof(uint64_t);
850
851 default:
852 fprintf(stderr, "unknown PIPE_COMPUTE_CAP %d\n", param);
853 return 0;
854 }
855 }
856
857 static void r600_destroy_screen(struct pipe_screen* pscreen)
858 {
859 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
860
861 if (rscreen == NULL)
862 return;
863
864 if (rscreen->global_pool) {
865 compute_memory_pool_delete(rscreen->global_pool);
866 }
867
868 if (rscreen->fences.bo) {
869 struct r600_fence_block *entry, *tmp;
870
871 LIST_FOR_EACH_ENTRY_SAFE(entry, tmp, &rscreen->fences.blocks, head) {
872 LIST_DEL(&entry->head);
873 FREE(entry);
874 }
875
876 rscreen->ws->buffer_unmap(rscreen->fences.bo->cs_buf);
877 pipe_resource_reference((struct pipe_resource**)&rscreen->fences.bo, NULL);
878 }
879 #if R600_TRACE_CS
880 if (rscreen->trace_bo) {
881 rscreen->ws->buffer_unmap(rscreen->trace_bo->cs_buf);
882 pipe_resource_reference((struct pipe_resource**)&rscreen->trace_bo, NULL);
883 }
884 #endif
885 pipe_mutex_destroy(rscreen->fences.mutex);
886
887 rscreen->ws->destroy(rscreen->ws);
888 FREE(rscreen);
889 }
890
891 static void r600_fence_reference(struct pipe_screen *pscreen,
892 struct pipe_fence_handle **ptr,
893 struct pipe_fence_handle *fence)
894 {
895 struct r600_fence **oldf = (struct r600_fence**)ptr;
896 struct r600_fence *newf = (struct r600_fence*)fence;
897
898 if (pipe_reference(&(*oldf)->reference, &newf->reference)) {
899 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
900 pipe_mutex_lock(rscreen->fences.mutex);
901 pipe_resource_reference((struct pipe_resource**)&(*oldf)->sleep_bo, NULL);
902 LIST_ADDTAIL(&(*oldf)->head, &rscreen->fences.pool);
903 pipe_mutex_unlock(rscreen->fences.mutex);
904 }
905
906 *ptr = fence;
907 }
908
909 static boolean r600_fence_signalled(struct pipe_screen *pscreen,
910 struct pipe_fence_handle *fence)
911 {
912 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
913 struct r600_fence *rfence = (struct r600_fence*)fence;
914
915 return rscreen->fences.data[rfence->index] != 0;
916 }
917
918 static boolean r600_fence_finish(struct pipe_screen *pscreen,
919 struct pipe_fence_handle *fence,
920 uint64_t timeout)
921 {
922 struct r600_screen *rscreen = (struct r600_screen *)pscreen;
923 struct r600_fence *rfence = (struct r600_fence*)fence;
924 int64_t start_time = 0;
925 unsigned spins = 0;
926
927 if (timeout != PIPE_TIMEOUT_INFINITE) {
928 start_time = os_time_get();
929
930 /* Convert to microseconds. */
931 timeout /= 1000;
932 }
933
934 while (rscreen->fences.data[rfence->index] == 0) {
935 /* Special-case infinite timeout - wait for the dummy BO to become idle */
936 if (timeout == PIPE_TIMEOUT_INFINITE) {
937 rscreen->ws->buffer_wait(rfence->sleep_bo->buf, RADEON_USAGE_READWRITE);
938 break;
939 }
940
941 /* The dummy BO will be busy until the CS including the fence has completed, or
942 * the GPU is reset. Don't bother continuing to spin when the BO is idle. */
943 if (!rscreen->ws->buffer_is_busy(rfence->sleep_bo->buf, RADEON_USAGE_READWRITE))
944 break;
945
946 if (++spins % 256)
947 continue;
948 #ifdef PIPE_OS_UNIX
949 sched_yield();
950 #else
951 os_time_sleep(10);
952 #endif
953 if (timeout != PIPE_TIMEOUT_INFINITE &&
954 os_time_get() - start_time >= timeout) {
955 break;
956 }
957 }
958
959 return rscreen->fences.data[rfence->index] != 0;
960 }
961
962 static int r600_interpret_tiling(struct r600_screen *rscreen, uint32_t tiling_config)
963 {
964 switch ((tiling_config & 0xe) >> 1) {
965 case 0:
966 rscreen->tiling_info.num_channels = 1;
967 break;
968 case 1:
969 rscreen->tiling_info.num_channels = 2;
970 break;
971 case 2:
972 rscreen->tiling_info.num_channels = 4;
973 break;
974 case 3:
975 rscreen->tiling_info.num_channels = 8;
976 break;
977 default:
978 return -EINVAL;
979 }
980
981 switch ((tiling_config & 0x30) >> 4) {
982 case 0:
983 rscreen->tiling_info.num_banks = 4;
984 break;
985 case 1:
986 rscreen->tiling_info.num_banks = 8;
987 break;
988 default:
989 return -EINVAL;
990
991 }
992 switch ((tiling_config & 0xc0) >> 6) {
993 case 0:
994 rscreen->tiling_info.group_bytes = 256;
995 break;
996 case 1:
997 rscreen->tiling_info.group_bytes = 512;
998 break;
999 default:
1000 return -EINVAL;
1001 }
1002 return 0;
1003 }
1004
1005 static int evergreen_interpret_tiling(struct r600_screen *rscreen, uint32_t tiling_config)
1006 {
1007 switch (tiling_config & 0xf) {
1008 case 0:
1009 rscreen->tiling_info.num_channels = 1;
1010 break;
1011 case 1:
1012 rscreen->tiling_info.num_channels = 2;
1013 break;
1014 case 2:
1015 rscreen->tiling_info.num_channels = 4;
1016 break;
1017 case 3:
1018 rscreen->tiling_info.num_channels = 8;
1019 break;
1020 default:
1021 return -EINVAL;
1022 }
1023
1024 switch ((tiling_config & 0xf0) >> 4) {
1025 case 0:
1026 rscreen->tiling_info.num_banks = 4;
1027 break;
1028 case 1:
1029 rscreen->tiling_info.num_banks = 8;
1030 break;
1031 case 2:
1032 rscreen->tiling_info.num_banks = 16;
1033 break;
1034 default:
1035 return -EINVAL;
1036 }
1037
1038 switch ((tiling_config & 0xf00) >> 8) {
1039 case 0:
1040 rscreen->tiling_info.group_bytes = 256;
1041 break;
1042 case 1:
1043 rscreen->tiling_info.group_bytes = 512;
1044 break;
1045 default:
1046 return -EINVAL;
1047 }
1048 return 0;
1049 }
1050
1051 static int r600_init_tiling(struct r600_screen *rscreen)
1052 {
1053 uint32_t tiling_config = rscreen->info.r600_tiling_config;
1054
1055 /* set default group bytes, overridden by tiling info ioctl */
1056 if (rscreen->chip_class <= R700) {
1057 rscreen->tiling_info.group_bytes = 256;
1058 } else {
1059 rscreen->tiling_info.group_bytes = 512;
1060 }
1061
1062 if (!tiling_config)
1063 return 0;
1064
1065 if (rscreen->chip_class <= R700) {
1066 return r600_interpret_tiling(rscreen, tiling_config);
1067 } else {
1068 return evergreen_interpret_tiling(rscreen, tiling_config);
1069 }
1070 }
1071
1072 static uint64_t r600_get_timestamp(struct pipe_screen *screen)
1073 {
1074 struct r600_screen *rscreen = (struct r600_screen*)screen;
1075
1076 return 1000000 * rscreen->ws->query_timestamp(rscreen->ws) /
1077 rscreen->info.r600_clock_crystal_freq;
1078 }
1079
1080 static int r600_get_driver_query_info(struct pipe_screen *screen,
1081 unsigned index,
1082 struct pipe_driver_query_info *info)
1083 {
1084 struct r600_screen *rscreen = (struct r600_screen*)screen;
1085 struct pipe_driver_query_info list[] = {
1086 {"draw-calls", R600_QUERY_DRAW_CALLS, 0},
1087 {"requested-VRAM", R600_QUERY_REQUESTED_VRAM, rscreen->info.vram_size, TRUE},
1088 {"requested-GTT", R600_QUERY_REQUESTED_GTT, rscreen->info.gart_size, TRUE},
1089 };
1090
1091 if (!info)
1092 return Elements(list);
1093
1094 if (index >= Elements(list))
1095 return 0;
1096
1097 *info = list[index];
1098 return 1;
1099 }
1100
1101 struct pipe_screen *r600_screen_create(struct radeon_winsys *ws)
1102 {
1103 struct r600_screen *rscreen = CALLOC_STRUCT(r600_screen);
1104
1105 if (rscreen == NULL) {
1106 return NULL;
1107 }
1108
1109 rscreen->ws = ws;
1110 ws->query_info(ws, &rscreen->info);
1111
1112 rscreen->debug_flags = debug_get_flags_option("R600_DEBUG", debug_options, 0);
1113 if (debug_get_bool_option("R600_DEBUG_COMPUTE", FALSE))
1114 rscreen->debug_flags |= DBG_COMPUTE;
1115 if (debug_get_bool_option("R600_DUMP_SHADERS", FALSE))
1116 rscreen->debug_flags |= DBG_FS | DBG_VS | DBG_GS | DBG_PS | DBG_CS;
1117 if (!debug_get_bool_option("R600_HYPERZ", TRUE))
1118 rscreen->debug_flags |= DBG_NO_HYPERZ;
1119 if (!debug_get_bool_option("R600_LLVM", TRUE))
1120 rscreen->debug_flags |= DBG_NO_LLVM;
1121 if (debug_get_bool_option("R600_PRINT_TEXDEPTH", FALSE))
1122 rscreen->debug_flags |= DBG_TEX_DEPTH;
1123 rscreen->family = rscreen->info.family;
1124 rscreen->chip_class = rscreen->info.chip_class;
1125
1126 if (rscreen->family == CHIP_UNKNOWN) {
1127 fprintf(stderr, "r600: Unknown chipset 0x%04X\n", rscreen->info.pci_id);
1128 FREE(rscreen);
1129 return NULL;
1130 }
1131
1132 /* Figure out streamout kernel support. */
1133 switch (rscreen->chip_class) {
1134 case R600:
1135 if (rscreen->family < CHIP_RS780) {
1136 rscreen->has_streamout = rscreen->info.drm_minor >= 14;
1137 } else {
1138 rscreen->has_streamout = rscreen->info.drm_minor >= 23;
1139 }
1140 break;
1141 case R700:
1142 rscreen->has_streamout = rscreen->info.drm_minor >= 17;
1143 break;
1144 case EVERGREEN:
1145 case CAYMAN:
1146 rscreen->has_streamout = rscreen->info.drm_minor >= 14;
1147 break;
1148 default:
1149 rscreen->has_streamout = FALSE;
1150 break;
1151 }
1152
1153 /* MSAA support. */
1154 switch (rscreen->chip_class) {
1155 case R600:
1156 case R700:
1157 rscreen->has_msaa = rscreen->info.drm_minor >= 22;
1158 rscreen->msaa_texture_support = MSAA_TEXTURE_DECOMPRESSED;
1159 break;
1160 case EVERGREEN:
1161 rscreen->has_msaa = rscreen->info.drm_minor >= 19;
1162 rscreen->msaa_texture_support =
1163 rscreen->info.drm_minor >= 24 ? MSAA_TEXTURE_COMPRESSED :
1164 MSAA_TEXTURE_DECOMPRESSED;
1165 break;
1166 case CAYMAN:
1167 rscreen->has_msaa = rscreen->info.drm_minor >= 19;
1168 /* We should be able to read compressed MSAA textures, but it doesn't work. */
1169 rscreen->msaa_texture_support = MSAA_TEXTURE_SAMPLE_ZERO;
1170 break;
1171 default:
1172 rscreen->has_msaa = FALSE;
1173 rscreen->msaa_texture_support = 0;
1174 break;
1175 }
1176
1177 rscreen->has_cp_dma = rscreen->info.drm_minor >= 27 &&
1178 !(rscreen->debug_flags & DBG_NO_CP_DMA);
1179
1180 if (r600_init_tiling(rscreen)) {
1181 FREE(rscreen);
1182 return NULL;
1183 }
1184
1185 rscreen->screen.destroy = r600_destroy_screen;
1186 rscreen->screen.get_name = r600_get_name;
1187 rscreen->screen.get_vendor = r600_get_vendor;
1188 rscreen->screen.get_param = r600_get_param;
1189 rscreen->screen.get_shader_param = r600_get_shader_param;
1190 rscreen->screen.get_paramf = r600_get_paramf;
1191 rscreen->screen.get_video_param = r600_get_video_param;
1192 rscreen->screen.get_compute_param = r600_get_compute_param;
1193 rscreen->screen.get_timestamp = r600_get_timestamp;
1194
1195 if (rscreen->chip_class >= EVERGREEN) {
1196 rscreen->screen.is_format_supported = evergreen_is_format_supported;
1197 rscreen->dma_blit = &evergreen_dma_blit;
1198 } else {
1199 rscreen->screen.is_format_supported = r600_is_format_supported;
1200 rscreen->dma_blit = &r600_dma_blit;
1201 }
1202 rscreen->screen.is_video_format_supported = vl_video_buffer_is_format_supported;
1203 rscreen->screen.context_create = r600_create_context;
1204 rscreen->screen.fence_reference = r600_fence_reference;
1205 rscreen->screen.fence_signalled = r600_fence_signalled;
1206 rscreen->screen.fence_finish = r600_fence_finish;
1207 rscreen->screen.get_driver_query_info = r600_get_driver_query_info;
1208 r600_init_screen_resource_functions(&rscreen->screen);
1209
1210 util_format_s3tc_init();
1211
1212 rscreen->fences.bo = NULL;
1213 rscreen->fences.data = NULL;
1214 rscreen->fences.next_index = 0;
1215 LIST_INITHEAD(&rscreen->fences.pool);
1216 LIST_INITHEAD(&rscreen->fences.blocks);
1217 pipe_mutex_init(rscreen->fences.mutex);
1218
1219 rscreen->global_pool = compute_memory_pool_new(rscreen);
1220
1221 #if R600_TRACE_CS
1222 rscreen->cs_count = 0;
1223 if (rscreen->info.drm_minor >= 28) {
1224 rscreen->trace_bo = (struct r600_resource*)pipe_buffer_create(&rscreen->screen,
1225 PIPE_BIND_CUSTOM,
1226 PIPE_USAGE_STAGING,
1227 4096);
1228 if (rscreen->trace_bo) {
1229 rscreen->trace_ptr = rscreen->ws->buffer_map(rscreen->trace_bo->cs_buf, NULL,
1230 PIPE_TRANSFER_UNSYNCHRONIZED);
1231 }
1232 }
1233 #endif
1234
1235 return &rscreen->screen;
1236 }