projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: add r600 surface to store the aligned height.
[mesa.git] / src / gallium / drivers / r600 / r600_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 /* TODO:
25 * - fix mask for depth control & cull for query
26 */
27 #include <stdio.h>
28 #include <errno.h>
29 #include <pipe/p_defines.h>
30 #include <pipe/p_state.h>
31 #include <pipe/p_context.h>
32 #include <tgsi/tgsi_scan.h>
33 #include <tgsi/tgsi_parse.h>
34 #include <tgsi/tgsi_util.h>
35 #include <util/u_double_list.h>
36 #include <util/u_pack_color.h>
37 #include <util/u_memory.h>
38 #include <util/u_inlines.h>
39 #include <util/u_upload_mgr.h>
40 #include <util/u_index_modify.h>
41 #include <util/u_framebuffer.h>
42 #include <pipebuffer/pb_buffer.h>
43 #include "r600.h"
44 #include "r600d.h"
45 #include "r600_resource.h"
46 #include "r600_shader.h"
47 #include "r600_pipe.h"
48 #include "r600_state_inlines.h"
49
50 static void r600_draw_common(struct r600_drawl *draw)
51 {
52 struct r600_pipe_context *rctx = (struct r600_pipe_context *)draw->ctx;
53 struct r600_pipe_state *rstate;
54 struct r600_resource *rbuffer;
55 unsigned i, j, offset, prim;
56 u32 vgt_dma_index_type, vgt_draw_initiator, mask;
57 struct pipe_vertex_buffer *vertex_buffer;
58 struct r600_draw rdraw;
59 struct r600_pipe_state vgt;
60
61 switch (draw->index_size) {
62 case 2:
63 vgt_draw_initiator = 0;
64 vgt_dma_index_type = 0;
65 break;
66 case 4:
67 vgt_draw_initiator = 0;
68 vgt_dma_index_type = 1;
69 break;
70 case 0:
71 vgt_draw_initiator = 2;
72 vgt_dma_index_type = 0;
73 break;
74 default:
75 R600_ERR("unsupported index size %d\n", draw->index_size);
76 return;
77 }
78 if (r600_conv_pipe_prim(draw->mode, &prim))
79 return;
80
81
82 /* rebuild vertex shader if input format changed */
83 if (r600_pipe_shader_update(&rctx->context, rctx->vs_shader))
84 return;
85 if (r600_pipe_shader_update(&rctx->context, rctx->ps_shader))
86 return;
87
88 for (i = 0 ; i < rctx->vertex_elements->count; i++) {
89 uint32_t word2, format;
90
91 rstate = &rctx->vs_resource[i];
92 rstate->id = R600_PIPE_STATE_RESOURCE;
93 rstate->nregs = 0;
94
95 j = rctx->vertex_elements->elements[i].vertex_buffer_index;
96 vertex_buffer = &rctx->vertex_buffer[j];
97 rbuffer = (struct r600_resource*)vertex_buffer->buffer;
98 offset = rctx->vertex_elements->elements[i].src_offset +
99 vertex_buffer->buffer_offset +
100 r600_bo_offset(rbuffer->bo);
101
102 format = r600_translate_vertex_data_type(rctx->vertex_elements->elements[i].src_format);
103
104 word2 = format | S_038008_STRIDE(vertex_buffer->stride);
105
106 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0, offset, 0xFFFFFFFF, rbuffer->bo);
107 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1, rbuffer->size - offset - 1, 0xFFFFFFFF, NULL);
108 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2, word2, 0xFFFFFFFF, NULL);
109 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3, 0x00000000, 0xFFFFFFFF, NULL);
110 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4, 0x00000000, 0xFFFFFFFF, NULL);
111 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5, 0x00000000, 0xFFFFFFFF, NULL);
112 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6, 0xC0000000, 0xFFFFFFFF, NULL);
113 r600_context_pipe_state_set_vs_resource(&rctx->ctx, rstate, i);
114 }
115
116 mask = 0;
117 for (int i = 0; i < rctx->framebuffer.nr_cbufs; i++) {
118 mask |= (0xF << (i * 4));
119 }
120
121 vgt.id = R600_PIPE_STATE_VGT;
122 vgt.nregs = 0;
123 r600_pipe_state_add_reg(&vgt, R_008958_VGT_PRIMITIVE_TYPE, prim, 0xFFFFFFFF, NULL);
124 r600_pipe_state_add_reg(&vgt, R_028408_VGT_INDX_OFFSET, draw->index_bias, 0xFFFFFFFF, NULL);
125 r600_pipe_state_add_reg(&vgt, R_028400_VGT_MAX_VTX_INDX, draw->max_index, 0xFFFFFFFF, NULL);
126 r600_pipe_state_add_reg(&vgt, R_028404_VGT_MIN_VTX_INDX, draw->min_index, 0xFFFFFFFF, NULL);
127 r600_pipe_state_add_reg(&vgt, R_028238_CB_TARGET_MASK, rctx->cb_target_mask & mask, 0xFFFFFFFF, NULL);
128 r600_pipe_state_add_reg(&vgt, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0, 0xFFFFFFFF, NULL);
129 r600_pipe_state_add_reg(&vgt, R_03CFF4_SQ_VTX_START_INST_LOC, 0, 0xFFFFFFFF, NULL);
130 /* build late state */
131 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
132 float offset_units = rctx->rasterizer->offset_units;
133 unsigned offset_db_fmt_cntl = 0, depth;
134
135 switch (rctx->framebuffer.zsbuf->texture->format) {
136 case PIPE_FORMAT_Z24X8_UNORM:
137 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
138 depth = -24;
139 offset_units *= 2.0f;
140 break;
141 case PIPE_FORMAT_Z32_FLOAT:
142 depth = -23;
143 offset_units *= 1.0f;
144 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
145 break;
146 case PIPE_FORMAT_Z16_UNORM:
147 depth = -16;
148 offset_units *= 4.0f;
149 break;
150 default:
151 return;
152 }
153 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
154 r600_pipe_state_add_reg(&vgt,
155 R_028E00_PA_SU_POLY_OFFSET_FRONT_SCALE,
156 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
157 r600_pipe_state_add_reg(&vgt,
158 R_028E04_PA_SU_POLY_OFFSET_FRONT_OFFSET,
159 fui(offset_units), 0xFFFFFFFF, NULL);
160 r600_pipe_state_add_reg(&vgt,
161 R_028E08_PA_SU_POLY_OFFSET_BACK_SCALE,
162 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
163 r600_pipe_state_add_reg(&vgt,
164 R_028E0C_PA_SU_POLY_OFFSET_BACK_OFFSET,
165 fui(offset_units), 0xFFFFFFFF, NULL);
166 r600_pipe_state_add_reg(&vgt,
167 R_028DF8_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
168 offset_db_fmt_cntl, 0xFFFFFFFF, NULL);
169 }
170 r600_context_pipe_state_set(&rctx->ctx, &vgt);
171
172 rdraw.vgt_num_indices = draw->count;
173 rdraw.vgt_num_instances = 1;
174 rdraw.vgt_index_type = vgt_dma_index_type;
175 rdraw.vgt_draw_initiator = vgt_draw_initiator;
176 rdraw.indices = NULL;
177 if (draw->index_buffer) {
178 rbuffer = (struct r600_resource*)draw->index_buffer;
179 rdraw.indices = rbuffer->bo;
180 rdraw.indices_bo_offset = draw->index_buffer_offset;
181 }
182 r600_context_draw(&rctx->ctx, &rdraw);
183 }
184
185 void r600_translate_index_buffer(struct r600_pipe_context *r600,
186 struct pipe_resource **index_buffer,
187 unsigned *index_size,
188 unsigned *start, unsigned count)
189 {
190 switch (*index_size) {
191 case 1:
192 util_shorten_ubyte_elts(&r600->context, index_buffer, 0, *start, count);
193 *index_size = 2;
194 *start = 0;
195 break;
196
197 case 2:
198 if (*start % 2 != 0) {
199 util_rebuild_ushort_elts(&r600->context, index_buffer, 0, *start, count);
200 *start = 0;
201 }
202 break;
203
204 case 4:
205 break;
206 }
207 }
208
209 void r600_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
210 {
211 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
212 struct r600_drawl draw;
213
214 if (rctx->any_user_vbs) {
215 r600_upload_user_buffers(rctx);
216 rctx->any_user_vbs = FALSE;
217 }
218
219 memset(&draw, 0, sizeof(struct r600_drawl));
220 draw.ctx = ctx;
221 draw.mode = info->mode;
222 draw.start = info->start;
223 draw.count = info->count;
224 if (info->indexed && rctx->index_buffer.buffer) {
225 draw.start += rctx->index_buffer.offset / rctx->index_buffer.index_size;
226 draw.min_index = info->min_index;
227 draw.max_index = info->max_index;
228 draw.index_bias = info->index_bias;
229
230 r600_translate_index_buffer(rctx, &rctx->index_buffer.buffer,
231 &rctx->index_buffer.index_size,
232 &draw.start,
233 info->count);
234
235 draw.index_size = rctx->index_buffer.index_size;
236 pipe_resource_reference(&draw.index_buffer, rctx->index_buffer.buffer);
237 draw.index_buffer_offset = draw.start * draw.index_size;
238 draw.start = 0;
239 r600_upload_index_buffer(rctx, &draw);
240 } else {
241 draw.index_size = 0;
242 draw.index_buffer = NULL;
243 draw.min_index = info->min_index;
244 draw.max_index = info->max_index;
245 draw.index_bias = info->start;
246 }
247 r600_draw_common(&draw);
248
249 pipe_resource_reference(&draw.index_buffer, NULL);
250 }
251
252 static void r600_set_blend_color(struct pipe_context *ctx,
253 const struct pipe_blend_color *state)
254 {
255 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
256 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
257
258 if (rstate == NULL)
259 return;
260
261 rstate->id = R600_PIPE_STATE_BLEND_COLOR;
262 r600_pipe_state_add_reg(rstate, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL);
263 r600_pipe_state_add_reg(rstate, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL);
264 r600_pipe_state_add_reg(rstate, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL);
265 r600_pipe_state_add_reg(rstate, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL);
266 free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]);
267 rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate;
268 r600_context_pipe_state_set(&rctx->ctx, rstate);
269 }
270
271 static void *r600_create_blend_state(struct pipe_context *ctx,
272 const struct pipe_blend_state *state)
273 {
274 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
275 struct r600_pipe_state *rstate;
276 u32 color_control, target_mask;
277
278 if (blend == NULL) {
279 return NULL;
280 }
281 rstate = &blend->rstate;
282
283 rstate->id = R600_PIPE_STATE_BLEND;
284
285 target_mask = 0;
286 color_control = S_028808_PER_MRT_BLEND(1);
287 if (state->logicop_enable) {
288 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
289 } else {
290 color_control |= (0xcc << 16);
291 }
292 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
293 if (state->independent_blend_enable) {
294 for (int i = 0; i < 8; i++) {
295 if (state->rt[i].blend_enable) {
296 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
297 }
298 target_mask |= (state->rt[i].colormask << (4 * i));
299 }
300 } else {
301 for (int i = 0; i < 8; i++) {
302 if (state->rt[0].blend_enable) {
303 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
304 }
305 target_mask |= (state->rt[0].colormask << (4 * i));
306 }
307 }
308 blend->cb_target_mask = target_mask;
309 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
310 color_control, 0xFFFFFFFF, NULL);
311
312 for (int i = 0; i < 8; i++) {
313 unsigned eqRGB = state->rt[i].rgb_func;
314 unsigned srcRGB = state->rt[i].rgb_src_factor;
315 unsigned dstRGB = state->rt[i].rgb_dst_factor;
316
317 unsigned eqA = state->rt[i].alpha_func;
318 unsigned srcA = state->rt[i].alpha_src_factor;
319 unsigned dstA = state->rt[i].alpha_dst_factor;
320 uint32_t bc = 0;
321
322 if (!state->rt[i].blend_enable)
323 continue;
324
325 bc |= S_028804_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
326 bc |= S_028804_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
327 bc |= S_028804_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
328
329 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
330 bc |= S_028804_SEPARATE_ALPHA_BLEND(1);
331 bc |= S_028804_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
332 bc |= S_028804_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
333 bc |= S_028804_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
334 }
335
336 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, bc, 0xFFFFFFFF, NULL);
337 if (i == 0) {
338 r600_pipe_state_add_reg(rstate, R_028804_CB_BLEND_CONTROL, bc, 0xFFFFFFFF, NULL);
339 }
340 }
341 return rstate;
342 }
343
344 static void r600_bind_blend_state(struct pipe_context *ctx, void *state)
345 {
346 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
347 struct r600_pipe_blend *blend = (struct r600_pipe_blend *)state;
348 struct r600_pipe_state *rstate;
349
350 if (state == NULL)
351 return;
352 rstate = &blend->rstate;
353 rctx->states[rstate->id] = rstate;
354 rctx->cb_target_mask = blend->cb_target_mask;
355 r600_context_pipe_state_set(&rctx->ctx, rstate);
356 }
357
358 static void *r600_create_dsa_state(struct pipe_context *ctx,
359 const struct pipe_depth_stencil_alpha_state *state)
360 {
361 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
362 unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control;
363 unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control;
364
365 if (rstate == NULL) {
366 return NULL;
367 }
368
369 rstate->id = R600_PIPE_STATE_DSA;
370 /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */
371 /* db_shader_control is 0xFFFFFFBE as Z_EXPORT_ENABLE (bit 0) will be
372 * set by fragment shader if it export Z and KILL_ENABLE (bit 6) will
373 * be set if shader use texkill instruction
374 */
375 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
376 stencil_ref_mask = 0;
377 stencil_ref_mask_bf = 0;
378 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
379 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
380 S_028800_ZFUNC(state->depth.func);
381
382 /* stencil */
383 if (state->stencil[0].enabled) {
384 db_depth_control |= S_028800_STENCIL_ENABLE(1);
385 db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func));
386 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
387 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
388 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
389
390
391 stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) |
392 S_028430_STENCILWRITEMASK(state->stencil[0].writemask);
393 if (state->stencil[1].enabled) {
394 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
395 db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func));
396 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
397 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
398 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
399 stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) |
400 S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask);
401 }
402 }
403
404 /* alpha */
405 alpha_test_control = 0;
406 alpha_ref = 0;
407 if (state->alpha.enabled) {
408 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
409 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
410 alpha_ref = fui(state->alpha.ref_value);
411 }
412
413 /* misc */
414 db_render_control = 0;
415 db_render_override = S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE) |
416 S_028D10_FORCE_HIS_ENABLE0(V_028D10_FORCE_DISABLE) |
417 S_028D10_FORCE_HIS_ENABLE1(V_028D10_FORCE_DISABLE);
418 /* TODO db_render_override depends on query */
419 r600_pipe_state_add_reg(rstate, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL);
420 r600_pipe_state_add_reg(rstate, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL);
421 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL);
422 r600_pipe_state_add_reg(rstate,
423 R_028430_DB_STENCILREFMASK, stencil_ref_mask,
424 0xFFFFFFFF & C_028430_STENCILREF, NULL);
425 r600_pipe_state_add_reg(rstate,
426 R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf,
427 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL);
428 r600_pipe_state_add_reg(rstate, R_028438_SX_ALPHA_REF, alpha_ref, 0xFFFFFFFF, NULL);
429 r600_pipe_state_add_reg(rstate, R_0286E0_SPI_FOG_FUNC_SCALE, 0x00000000, 0xFFFFFFFF, NULL);
430 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_FOG_FUNC_BIAS, 0x00000000, 0xFFFFFFFF, NULL);
431 r600_pipe_state_add_reg(rstate, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
432 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL);
433 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBE, NULL);
434 r600_pipe_state_add_reg(rstate, R_028D0C_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL);
435 r600_pipe_state_add_reg(rstate, R_028D10_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL);
436 r600_pipe_state_add_reg(rstate, R_028D2C_DB_SRESULTS_COMPARE_STATE1, 0x00000000, 0xFFFFFFFF, NULL);
437 r600_pipe_state_add_reg(rstate, R_028D30_DB_PRELOAD_CONTROL, 0x00000000, 0xFFFFFFFF, NULL);
438 r600_pipe_state_add_reg(rstate, R_028D44_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL);
439
440 return rstate;
441 }
442
443 static void *r600_create_rs_state(struct pipe_context *ctx,
444 const struct pipe_rasterizer_state *state)
445 {
446 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
447 struct r600_pipe_state *rstate;
448 unsigned tmp;
449 unsigned prov_vtx = 1, polygon_dual_mode;
450 unsigned clip_rule;
451
452 if (rs == NULL) {
453 return NULL;
454 }
455
456 rstate = &rs->rstate;
457 rs->flatshade = state->flatshade;
458 rs->sprite_coord_enable = state->sprite_coord_enable;
459
460 clip_rule = state->scissor ? 0xAAAA : 0xFFFF;
461 /* offset */
462 rs->offset_units = state->offset_units;
463 rs->offset_scale = state->offset_scale * 12.0f;
464
465 rstate->id = R600_PIPE_STATE_RASTERIZER;
466 if (state->flatshade_first)
467 prov_vtx = 0;
468 tmp = 0x00000001;
469 if (state->sprite_coord_enable) {
470 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
471 S_0286D4_PNT_SPRITE_OVRD_X(2) |
472 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
473 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
474 S_0286D4_PNT_SPRITE_OVRD_W(1);
475 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
476 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
477 }
478 }
479 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL);
480
481 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
482 state->fill_back != PIPE_POLYGON_MODE_FILL);
483 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
484 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
485 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
486 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
487 S_028814_FACE(!state->front_ccw) |
488 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
489 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
490 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
491 S_028814_POLY_MODE(polygon_dual_mode) |
492 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
493 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)), 0xFFFFFFFF, NULL);
494 r600_pipe_state_add_reg(rstate, R_02881C_PA_CL_VS_OUT_CNTL,
495 S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) |
496 S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL);
497 r600_pipe_state_add_reg(rstate, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
498 /* point size 12.4 fixed point */
499 tmp = (unsigned)(state->point_size * 8.0);
500 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL);
501 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL);
502
503 tmp = (unsigned)(state->line_width * 8.0);
504 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), 0xFFFFFFFF, NULL);
505
506 r600_pipe_state_add_reg(rstate, R_028A0C_PA_SC_LINE_STIPPLE, 0x00000005, 0xFFFFFFFF, NULL);
507 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MPASS_PS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
508 r600_pipe_state_add_reg(rstate, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL);
509 r600_pipe_state_add_reg(rstate, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
510 r600_pipe_state_add_reg(rstate, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
511 r600_pipe_state_add_reg(rstate, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
512 r600_pipe_state_add_reg(rstate, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
513 r600_pipe_state_add_reg(rstate, R_028DFC_PA_SU_POLY_OFFSET_CLAMP, 0x00000000, 0xFFFFFFFF, NULL);
514 r600_pipe_state_add_reg(rstate, R_02820C_PA_SC_CLIPRECT_RULE, clip_rule, 0xFFFFFFFF, NULL);
515
516 return rstate;
517 }
518
519 static void r600_bind_rs_state(struct pipe_context *ctx, void *state)
520 {
521 struct r600_pipe_rasterizer *rs = (struct r600_pipe_rasterizer *)state;
522 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
523
524 if (state == NULL)
525 return;
526
527 rctx->flatshade = rs->flatshade;
528 rctx->sprite_coord_enable = rs->sprite_coord_enable;
529 rctx->rasterizer = rs;
530
531 rctx->states[rs->rstate.id] = &rs->rstate;
532 r600_context_pipe_state_set(&rctx->ctx, &rs->rstate);
533 }
534
535 static void r600_delete_rs_state(struct pipe_context *ctx, void *state)
536 {
537 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
538 struct r600_pipe_rasterizer *rs = (struct r600_pipe_rasterizer *)state;
539
540 if (rctx->rasterizer == rs) {
541 rctx->rasterizer = NULL;
542 }
543 if (rctx->states[rs->rstate.id] == &rs->rstate) {
544 rctx->states[rs->rstate.id] = NULL;
545 }
546 free(rs);
547 }
548
549 static void *r600_create_sampler_state(struct pipe_context *ctx,
550 const struct pipe_sampler_state *state)
551 {
552 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
553 union util_color uc;
554
555 if (rstate == NULL) {
556 return NULL;
557 }
558
559 rstate->id = R600_PIPE_STATE_SAMPLER;
560 util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
561 r600_pipe_state_add_reg(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
562 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
563 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
564 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
565 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter)) |
566 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter)) |
567 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
568 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
569 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL);
570 /* FIXME LOD it depends on texture base level ... */
571 r600_pipe_state_add_reg(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
572 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 6)) |
573 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 6)) |
574 S_03C004_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 6)), 0xFFFFFFFF, NULL);
575 r600_pipe_state_add_reg(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0, S_03C008_TYPE(1), 0xFFFFFFFF, NULL);
576 if (uc.ui) {
577 r600_pipe_state_add_reg(rstate, R_00A400_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL);
578 r600_pipe_state_add_reg(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL);
579 r600_pipe_state_add_reg(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL);
580 r600_pipe_state_add_reg(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL);
581 }
582 return rstate;
583 }
584
585 static void *r600_create_vertex_elements(struct pipe_context *ctx,
586 unsigned count,
587 const struct pipe_vertex_element *elements)
588 {
589 struct r600_vertex_element *v = CALLOC_STRUCT(r600_vertex_element);
590
591 assert(count < 32);
592 v->count = count;
593 v->refcount = 1;
594 memcpy(v->elements, elements, count * sizeof(struct pipe_vertex_element));
595 return v;
596 }
597
598 static void r600_sampler_view_destroy(struct pipe_context *ctx,
599 struct pipe_sampler_view *state)
600 {
601 struct r600_pipe_sampler_view *resource = (struct r600_pipe_sampler_view *)state;
602
603 pipe_resource_reference(&state->texture, NULL);
604 FREE(resource);
605 }
606
607 static struct pipe_sampler_view *r600_create_sampler_view(struct pipe_context *ctx,
608 struct pipe_resource *texture,
609 const struct pipe_sampler_view *state)
610 {
611 struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view);
612 struct r600_pipe_state *rstate;
613 const struct util_format_description *desc;
614 struct r600_resource_texture *tmp;
615 struct r600_resource *rbuffer;
616 unsigned format;
617 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
618 unsigned char swizzle[4], array_mode = 0, tile_type = 0;
619 struct r600_bo *bo[2];
620
621 if (resource == NULL)
622 return NULL;
623 rstate = &resource->state;
624
625 /* initialize base object */
626 resource->base = *state;
627 resource->base.texture = NULL;
628 pipe_reference(NULL, &texture->reference);
629 resource->base.texture = texture;
630 resource->base.reference.count = 1;
631 resource->base.context = ctx;
632
633 swizzle[0] = state->swizzle_r;
634 swizzle[1] = state->swizzle_g;
635 swizzle[2] = state->swizzle_b;
636 swizzle[3] = state->swizzle_a;
637 format = r600_translate_texformat(state->format,
638 swizzle,
639 &word4, &yuv_format);
640 if (format == ~0) {
641 format = 0;
642 }
643 desc = util_format_description(state->format);
644 if (desc == NULL) {
645 R600_ERR("unknow format %d\n", state->format);
646 }
647 tmp = (struct r600_resource_texture*)texture;
648 rbuffer = &tmp->resource;
649 bo[0] = rbuffer->bo;
650 bo[1] = rbuffer->bo;
651 /* FIXME depth texture decompression */
652 if (tmp->depth) {
653 r600_texture_depth_flush(ctx, texture);
654 tmp = (struct r600_resource_texture*)texture;
655 rbuffer = &tmp->flushed_depth_texture->resource;
656 bo[0] = rbuffer->bo;
657 bo[1] = rbuffer->bo;
658 }
659 pitch = align(tmp->pitch_in_pixels[0], 8);
660 if (tmp->tiled) {
661 array_mode = tmp->array_mode[0];
662 tile_type = tmp->tile_type;
663 }
664
665 /* FIXME properly handle first level != 0 */
666 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0,
667 S_038000_DIM(r600_tex_dim(texture->target)) |
668 S_038000_TILE_MODE(array_mode) |
669 S_038000_TILE_TYPE(tile_type) |
670 S_038000_PITCH((pitch / 8) - 1) |
671 S_038000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL);
672 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1,
673 S_038004_TEX_HEIGHT(texture->height0 - 1) |
674 S_038004_TEX_DEPTH(texture->depth0 - 1) |
675 S_038004_DATA_FORMAT(format), 0xFFFFFFFF, NULL);
676 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2,
677 (tmp->offset[0] + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
678 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3,
679 (tmp->offset[1] + r600_bo_offset(bo[1])) >> 8, 0xFFFFFFFF, bo[1]);
680 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4,
681 word4 | S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_NORM) |
682 S_038010_SRF_MODE_ALL(V_038010_SFR_MODE_NO_ZERO) |
683 S_038010_REQUEST_SIZE(1) |
684 S_038010_BASE_LEVEL(state->first_level), 0xFFFFFFFF, NULL);
685 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5,
686 S_038014_LAST_LEVEL(state->last_level) |
687 S_038014_BASE_ARRAY(0) |
688 S_038014_LAST_ARRAY(0), 0xFFFFFFFF, NULL);
689 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6,
690 S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_TEXTURE), 0xFFFFFFFF, NULL);
691
692 return &resource->base;
693 }
694
695 static void r600_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
696 struct pipe_sampler_view **views)
697 {
698 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
699 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
700
701 for (int i = 0; i < count; i++) {
702 if (resource[i]) {
703 r600_context_pipe_state_set_vs_resource(&rctx->ctx, &resource[i]->state, i + PIPE_MAX_ATTRIBS);
704 }
705 }
706 }
707
708 static void r600_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
709 struct pipe_sampler_view **views)
710 {
711 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
712 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
713 int i;
714
715 for (i = 0; i < count; i++) {
716 if (&rctx->ps_samplers.views[i]->base != views[i]) {
717 if (resource[i])
718 r600_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state, i);
719 else
720 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
721
722 pipe_sampler_view_reference(
723 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
724 views[i]);
725
726 }
727 }
728 for (i = count; i < NUM_TEX_UNITS; i++) {
729 if (rctx->ps_samplers.views[i]) {
730 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
731 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
732 }
733 }
734 rctx->ps_samplers.n_views = count;
735 }
736
737 static void r600_bind_state(struct pipe_context *ctx, void *state)
738 {
739 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
740 struct r600_pipe_state *rstate = (struct r600_pipe_state *)state;
741
742 if (state == NULL)
743 return;
744 rctx->states[rstate->id] = rstate;
745 r600_context_pipe_state_set(&rctx->ctx, rstate);
746 }
747
748 static void r600_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
749 {
750 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
751 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
752
753 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
754 rctx->ps_samplers.n_samplers = count;
755
756 for (int i = 0; i < count; i++) {
757 r600_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i);
758 }
759 }
760
761 static void r600_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
762 {
763 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
764 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
765
766 for (int i = 0; i < count; i++) {
767 r600_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i);
768 }
769 }
770
771 static void r600_delete_state(struct pipe_context *ctx, void *state)
772 {
773 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
774 struct r600_pipe_state *rstate = (struct r600_pipe_state *)state;
775
776 if (rctx->states[rstate->id] == rstate) {
777 rctx->states[rstate->id] = NULL;
778 }
779 for (int i = 0; i < rstate->nregs; i++) {
780 r600_bo_reference(rctx->radeon, &rstate->regs[i].bo, NULL);
781 }
782 free(rstate);
783 }
784
785 static void r600_delete_vertex_element(struct pipe_context *ctx, void *state)
786 {
787 struct r600_vertex_element *v = (struct r600_vertex_element*)state;
788
789 if (v == NULL)
790 return;
791 if (--v->refcount)
792 return;
793 free(v);
794 }
795
796 static void r600_set_clip_state(struct pipe_context *ctx,
797 const struct pipe_clip_state *state)
798 {
799 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
800 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
801
802 if (rstate == NULL)
803 return;
804
805 rctx->clip = *state;
806 rstate->id = R600_PIPE_STATE_CLIP;
807 for (int i = 0; i < state->nr; i++) {
808 r600_pipe_state_add_reg(rstate,
809 R_028E20_PA_CL_UCP0_X + i * 4,
810 fui(state->ucp[i][0]), 0xFFFFFFFF, NULL);
811 r600_pipe_state_add_reg(rstate,
812 R_028E24_PA_CL_UCP0_Y + i * 4,
813 fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL);
814 r600_pipe_state_add_reg(rstate,
815 R_028E28_PA_CL_UCP0_Z + i * 4,
816 fui(state->ucp[i][2]), 0xFFFFFFFF, NULL);
817 r600_pipe_state_add_reg(rstate,
818 R_028E2C_PA_CL_UCP0_W + i * 4,
819 fui(state->ucp[i][3]), 0xFFFFFFFF, NULL);
820 }
821 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
822 S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) |
823 S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) |
824 S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL);
825
826 free(rctx->states[R600_PIPE_STATE_CLIP]);
827 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
828 r600_context_pipe_state_set(&rctx->ctx, rstate);
829 }
830
831 static void r600_bind_vertex_elements(struct pipe_context *ctx, void *state)
832 {
833 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
834 struct r600_vertex_element *v = (struct r600_vertex_element*)state;
835
836 r600_delete_vertex_element(ctx, rctx->vertex_elements);
837 rctx->vertex_elements = v;
838 if (v) {
839 v->refcount++;
840 // rctx->vs_rebuild = TRUE;
841 }
842 }
843
844 static void r600_set_polygon_stipple(struct pipe_context *ctx,
845 const struct pipe_poly_stipple *state)
846 {
847 }
848
849 static void r600_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
850 {
851 }
852
853 static void r600_set_scissor_state(struct pipe_context *ctx,
854 const struct pipe_scissor_state *state)
855 {
856 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
857 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
858 u32 tl, br;
859
860 if (rstate == NULL)
861 return;
862
863 rstate->id = R600_PIPE_STATE_SCISSOR;
864 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny) | S_028240_WINDOW_OFFSET_DISABLE(1);
865 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
866 r600_pipe_state_add_reg(rstate,
867 R_028210_PA_SC_CLIPRECT_0_TL, tl,
868 0xFFFFFFFF, NULL);
869 r600_pipe_state_add_reg(rstate,
870 R_028214_PA_SC_CLIPRECT_0_BR, br,
871 0xFFFFFFFF, NULL);
872 r600_pipe_state_add_reg(rstate,
873 R_028218_PA_SC_CLIPRECT_1_TL, tl,
874 0xFFFFFFFF, NULL);
875 r600_pipe_state_add_reg(rstate,
876 R_02821C_PA_SC_CLIPRECT_1_BR, br,
877 0xFFFFFFFF, NULL);
878 r600_pipe_state_add_reg(rstate,
879 R_028220_PA_SC_CLIPRECT_2_TL, tl,
880 0xFFFFFFFF, NULL);
881 r600_pipe_state_add_reg(rstate,
882 R_028224_PA_SC_CLIPRECT_2_BR, br,
883 0xFFFFFFFF, NULL);
884 r600_pipe_state_add_reg(rstate,
885 R_028228_PA_SC_CLIPRECT_3_TL, tl,
886 0xFFFFFFFF, NULL);
887 r600_pipe_state_add_reg(rstate,
888 R_02822C_PA_SC_CLIPRECT_3_BR, br,
889 0xFFFFFFFF, NULL);
890
891 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
892 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
893 r600_context_pipe_state_set(&rctx->ctx, rstate);
894 }
895
896 static void r600_set_stencil_ref(struct pipe_context *ctx,
897 const struct pipe_stencil_ref *state)
898 {
899 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
900 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
901 u32 tmp;
902
903 if (rstate == NULL)
904 return;
905
906 rctx->stencil_ref = *state;
907 rstate->id = R600_PIPE_STATE_STENCIL_REF;
908 tmp = S_028430_STENCILREF(state->ref_value[0]);
909 r600_pipe_state_add_reg(rstate,
910 R_028430_DB_STENCILREFMASK, tmp,
911 ~C_028430_STENCILREF, NULL);
912 tmp = S_028434_STENCILREF_BF(state->ref_value[1]);
913 r600_pipe_state_add_reg(rstate,
914 R_028434_DB_STENCILREFMASK_BF, tmp,
915 ~C_028434_STENCILREF_BF, NULL);
916
917 free(rctx->states[R600_PIPE_STATE_STENCIL_REF]);
918 rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate;
919 r600_context_pipe_state_set(&rctx->ctx, rstate);
920 }
921
922 static void r600_set_viewport_state(struct pipe_context *ctx,
923 const struct pipe_viewport_state *state)
924 {
925 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
926 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
927
928 if (rstate == NULL)
929 return;
930
931 rctx->viewport = *state;
932 rstate->id = R600_PIPE_STATE_VIEWPORT;
933 r600_pipe_state_add_reg(rstate, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL);
934 r600_pipe_state_add_reg(rstate, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL);
935 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL);
936 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL);
937 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL);
938 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL);
939 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL);
940 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL);
941 r600_pipe_state_add_reg(rstate, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL);
942
943 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
944 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
945 r600_context_pipe_state_set(&rctx->ctx, rstate);
946 }
947
948 static void r600_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
949 const struct pipe_framebuffer_state *state, int cb)
950 {
951 struct r600_resource_texture *rtex;
952 struct r600_resource *rbuffer;
953 struct r600_surface *surf;
954 unsigned level = state->cbufs[cb]->level;
955 unsigned pitch, slice;
956 unsigned color_info;
957 unsigned format, swap, ntype;
958 const struct util_format_description *desc;
959 struct r600_bo *bo[3];
960
961 surf = (struct r600_surface *)state->cbufs[cb];
962 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
963 rbuffer = &rtex->resource;
964 bo[0] = rbuffer->bo;
965 bo[1] = rbuffer->bo;
966 bo[2] = rbuffer->bo;
967
968 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
969 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
970 ntype = 0;
971 desc = util_format_description(rtex->resource.base.b.format);
972 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
973 ntype = V_0280A0_NUMBER_SRGB;
974
975 format = r600_translate_colorformat(rtex->resource.base.b.format);
976 swap = r600_translate_colorswap(rtex->resource.base.b.format);
977 color_info = S_0280A0_FORMAT(format) |
978 S_0280A0_COMP_SWAP(swap) |
979 S_0280A0_ARRAY_MODE(rtex->array_mode[level]) |
980 S_0280A0_BLEND_CLAMP(1) |
981 S_0280A0_NUMBER_TYPE(ntype);
982 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
983 color_info |= S_0280A0_SOURCE_FORMAT(1);
984
985 r600_pipe_state_add_reg(rstate,
986 R_028040_CB_COLOR0_BASE + cb * 4,
987 (state->cbufs[cb]->offset + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
988 r600_pipe_state_add_reg(rstate,
989 R_0280A0_CB_COLOR0_INFO + cb * 4,
990 color_info, 0xFFFFFFFF, bo[0]);
991 r600_pipe_state_add_reg(rstate,
992 R_028060_CB_COLOR0_SIZE + cb * 4,
993 S_028060_PITCH_TILE_MAX(pitch) |
994 S_028060_SLICE_TILE_MAX(slice),
995 0xFFFFFFFF, NULL);
996 r600_pipe_state_add_reg(rstate,
997 R_028080_CB_COLOR0_VIEW + cb * 4,
998 0x00000000, 0xFFFFFFFF, NULL);
999 r600_pipe_state_add_reg(rstate,
1000 R_0280E0_CB_COLOR0_FRAG + cb * 4,
1001 r600_bo_offset(bo[1]) >> 8, 0xFFFFFFFF, bo[1]);
1002 r600_pipe_state_add_reg(rstate,
1003 R_0280C0_CB_COLOR0_TILE + cb * 4,
1004 r600_bo_offset(bo[2]) >> 8, 0xFFFFFFFF, bo[2]);
1005 r600_pipe_state_add_reg(rstate,
1006 R_028100_CB_COLOR0_MASK + cb * 4,
1007 0x00000000, 0xFFFFFFFF, NULL);
1008 }
1009
1010 static void r600_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
1011 const struct pipe_framebuffer_state *state)
1012 {
1013 struct r600_resource_texture *rtex;
1014 struct r600_resource *rbuffer;
1015 struct r600_surface *surf;
1016 unsigned level;
1017 unsigned pitch, slice, format;
1018
1019 if (state->zsbuf == NULL)
1020 return;
1021
1022 level = state->zsbuf->level;
1023
1024 surf = (struct r600_surface *)state->zsbuf;
1025 rtex = (struct r600_resource_texture*)state->zsbuf->texture;
1026 rtex->tiled = 1;
1027 rtex->array_mode[level] = 2;
1028 rtex->tile_type = 1;
1029 rtex->depth = 1;
1030 rbuffer = &rtex->resource;
1031
1032 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
1033 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
1034 format = r600_translate_dbformat(state->zsbuf->texture->format);
1035
1036 r600_pipe_state_add_reg(rstate, R_02800C_DB_DEPTH_BASE,
1037 (state->zsbuf->offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
1038 r600_pipe_state_add_reg(rstate, R_028000_DB_DEPTH_SIZE,
1039 S_028000_PITCH_TILE_MAX(pitch) | S_028000_SLICE_TILE_MAX(slice),
1040 0xFFFFFFFF, NULL);
1041 r600_pipe_state_add_reg(rstate, R_028004_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL);
1042 r600_pipe_state_add_reg(rstate, R_028010_DB_DEPTH_INFO,
1043 S_028010_ARRAY_MODE(rtex->array_mode[level]) | S_028010_FORMAT(format),
1044 0xFFFFFFFF, rbuffer->bo);
1045 r600_pipe_state_add_reg(rstate, R_028D34_DB_PREFETCH_LIMIT,
1046 (surf->aligned_height / 8) - 1, 0xFFFFFFFF, NULL);
1047 }
1048
1049 static void r600_set_framebuffer_state(struct pipe_context *ctx,
1050 const struct pipe_framebuffer_state *state)
1051 {
1052 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1053 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
1054 u32 shader_mask, tl, br, shader_control, target_mask;
1055
1056 if (rstate == NULL)
1057 return;
1058
1059 /* unreference old buffer and reference new one */
1060 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
1061
1062 util_copy_framebuffer_state(&rctx->framebuffer, state);
1063
1064 rctx->pframebuffer = &rctx->framebuffer;
1065
1066 /* build states */
1067 for (int i = 0; i < state->nr_cbufs; i++) {
1068 r600_cb(rctx, rstate, state, i);
1069 }
1070 if (state->zsbuf) {
1071 r600_db(rctx, rstate, state);
1072 }
1073
1074 target_mask = 0x00000000;
1075 target_mask = 0xFFFFFFFF;
1076 shader_mask = 0;
1077 shader_control = 0;
1078 for (int i = 0; i < state->nr_cbufs; i++) {
1079 target_mask ^= 0xf << (i * 4);
1080 shader_mask |= 0xf << (i * 4);
1081 shader_control |= 1 << i;
1082 }
1083 tl = S_028240_TL_X(0) | S_028240_TL_Y(0) | S_028240_WINDOW_OFFSET_DISABLE(1);
1084 br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height);
1085
1086 r600_pipe_state_add_reg(rstate,
1087 R_028030_PA_SC_SCREEN_SCISSOR_TL, tl,
1088 0xFFFFFFFF, NULL);
1089 r600_pipe_state_add_reg(rstate,
1090 R_028034_PA_SC_SCREEN_SCISSOR_BR, br,
1091 0xFFFFFFFF, NULL);
1092 r600_pipe_state_add_reg(rstate,
1093 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
1094 0xFFFFFFFF, NULL);
1095 r600_pipe_state_add_reg(rstate,
1096 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
1097 0xFFFFFFFF, NULL);
1098 r600_pipe_state_add_reg(rstate,
1099 R_028240_PA_SC_GENERIC_SCISSOR_TL, tl,
1100 0xFFFFFFFF, NULL);
1101 r600_pipe_state_add_reg(rstate,
1102 R_028244_PA_SC_GENERIC_SCISSOR_BR, br,
1103 0xFFFFFFFF, NULL);
1104 r600_pipe_state_add_reg(rstate,
1105 R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl,
1106 0xFFFFFFFF, NULL);
1107 r600_pipe_state_add_reg(rstate,
1108 R_028254_PA_SC_VPORT_SCISSOR_0_BR, br,
1109 0xFFFFFFFF, NULL);
1110 r600_pipe_state_add_reg(rstate,
1111 R_028200_PA_SC_WINDOW_OFFSET, 0x00000000,
1112 0xFFFFFFFF, NULL);
1113 if (rctx->family >= CHIP_RV770) {
1114 r600_pipe_state_add_reg(rstate,
1115 R_028230_PA_SC_EDGERULE, 0xAAAAAAAA,
1116 0xFFFFFFFF, NULL);
1117 }
1118
1119 r600_pipe_state_add_reg(rstate, R_0287A0_CB_SHADER_CONTROL,
1120 shader_control, 0xFFFFFFFF, NULL);
1121 r600_pipe_state_add_reg(rstate, R_028238_CB_TARGET_MASK,
1122 0x00000000, target_mask, NULL);
1123 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
1124 shader_mask, 0xFFFFFFFF, NULL);
1125 r600_pipe_state_add_reg(rstate, R_028C04_PA_SC_AA_CONFIG,
1126 0x00000000, 0xFFFFFFFF, NULL);
1127 r600_pipe_state_add_reg(rstate, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX,
1128 0x00000000, 0xFFFFFFFF, NULL);
1129 r600_pipe_state_add_reg(rstate, R_028C20_PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX,
1130 0x00000000, 0xFFFFFFFF, NULL);
1131 r600_pipe_state_add_reg(rstate, R_028C30_CB_CLRCMP_CONTROL,
1132 0x01000000, 0xFFFFFFFF, NULL);
1133 r600_pipe_state_add_reg(rstate, R_028C34_CB_CLRCMP_SRC,
1134 0x00000000, 0xFFFFFFFF, NULL);
1135 r600_pipe_state_add_reg(rstate, R_028C38_CB_CLRCMP_DST,
1136 0x000000FF, 0xFFFFFFFF, NULL);
1137 r600_pipe_state_add_reg(rstate, R_028C3C_CB_CLRCMP_MSK,
1138 0xFFFFFFFF, 0xFFFFFFFF, NULL);
1139 r600_pipe_state_add_reg(rstate, R_028C48_PA_SC_AA_MASK,
1140 0xFFFFFFFF, 0xFFFFFFFF, NULL);
1141
1142 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
1143 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
1144 r600_context_pipe_state_set(&rctx->ctx, rstate);
1145 }
1146
1147 static void r600_set_index_buffer(struct pipe_context *ctx,
1148 const struct pipe_index_buffer *ib)
1149 {
1150 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1151
1152 if (ib) {
1153 pipe_resource_reference(&rctx->index_buffer.buffer, ib->buffer);
1154 memcpy(&rctx->index_buffer, ib, sizeof(rctx->index_buffer));
1155 } else {
1156 pipe_resource_reference(&rctx->index_buffer.buffer, NULL);
1157 memset(&rctx->index_buffer, 0, sizeof(rctx->index_buffer));
1158 }
1159
1160 /* TODO make this more like a state */
1161 }
1162
1163 static void r600_set_vertex_buffers(struct pipe_context *ctx, unsigned count,
1164 const struct pipe_vertex_buffer *buffers)
1165 {
1166 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1167
1168 for (int i = 0; i < rctx->nvertex_buffer; i++) {
1169 pipe_resource_reference(&rctx->vertex_buffer[i].buffer, NULL);
1170 }
1171 memcpy(rctx->vertex_buffer, buffers, sizeof(struct pipe_vertex_buffer) * count);
1172 for (int i = 0; i < count; i++) {
1173 rctx->vertex_buffer[i].buffer = NULL;
1174 if (r600_buffer_is_user_buffer(buffers[i].buffer))
1175 rctx->any_user_vbs = TRUE;
1176 pipe_resource_reference(&rctx->vertex_buffer[i].buffer, buffers[i].buffer);
1177 }
1178 rctx->nvertex_buffer = count;
1179 }
1180
1181 static void r600_set_constant_buffer(struct pipe_context *ctx, uint shader, uint index,
1182 struct pipe_resource *buffer)
1183 {
1184 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1185 struct r600_resource *rbuffer = (struct r600_resource*)buffer;
1186
1187 switch (shader) {
1188 case PIPE_SHADER_VERTEX:
1189 rctx->vs_const_buffer.nregs = 0;
1190 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
1191 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
1192 ALIGN_DIVUP(buffer->width0 >> 4, 16),
1193 0xFFFFFFFF, NULL);
1194 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
1195 R_028980_ALU_CONST_CACHE_VS_0,
1196 r600_bo_offset(rbuffer->bo) >> 8, 0xFFFFFFFF, rbuffer->bo);
1197 r600_context_pipe_state_set(&rctx->ctx, &rctx->vs_const_buffer);
1198 break;
1199 case PIPE_SHADER_FRAGMENT:
1200 rctx->ps_const_buffer.nregs = 0;
1201 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
1202 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
1203 ALIGN_DIVUP(buffer->width0 >> 4, 16),
1204 0xFFFFFFFF, NULL);
1205 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
1206 R_028940_ALU_CONST_CACHE_PS_0,
1207 r600_bo_offset(rbuffer->bo) >> 8, 0xFFFFFFFF, rbuffer->bo);
1208 r600_context_pipe_state_set(&rctx->ctx, &rctx->ps_const_buffer);
1209 break;
1210 default:
1211 R600_ERR("unsupported %d\n", shader);
1212 return;
1213 }
1214 }
1215
1216 static void *r600_create_shader_state(struct pipe_context *ctx,
1217 const struct pipe_shader_state *state)
1218 {
1219 struct r600_pipe_shader *shader = CALLOC_STRUCT(r600_pipe_shader);
1220 int r;
1221
1222 r = r600_pipe_shader_create(ctx, shader, state->tokens);
1223 if (r) {
1224 return NULL;
1225 }
1226 return shader;
1227 }
1228
1229 static void r600_bind_ps_shader(struct pipe_context *ctx, void *state)
1230 {
1231 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1232
1233 /* TODO delete old shader */
1234 rctx->ps_shader = (struct r600_pipe_shader *)state;
1235 }
1236
1237 static void r600_bind_vs_shader(struct pipe_context *ctx, void *state)
1238 {
1239 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1240
1241 /* TODO delete old shader */
1242 rctx->vs_shader = (struct r600_pipe_shader *)state;
1243 }
1244
1245 static void r600_delete_ps_shader(struct pipe_context *ctx, void *state)
1246 {
1247 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1248 struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state;
1249
1250 if (rctx->ps_shader == shader) {
1251 rctx->ps_shader = NULL;
1252 }
1253 /* TODO proper delete */
1254 free(shader);
1255 }
1256
1257 static void r600_delete_vs_shader(struct pipe_context *ctx, void *state)
1258 {
1259 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1260 struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state;
1261
1262 if (rctx->vs_shader == shader) {
1263 rctx->vs_shader = NULL;
1264 }
1265 /* TODO proper delete */
1266 free(shader);
1267 }
1268
1269 void r600_init_state_functions(struct r600_pipe_context *rctx)
1270 {
1271 rctx->context.create_blend_state = r600_create_blend_state;
1272 rctx->context.create_depth_stencil_alpha_state = r600_create_dsa_state;
1273 rctx->context.create_fs_state = r600_create_shader_state;
1274 rctx->context.create_rasterizer_state = r600_create_rs_state;
1275 rctx->context.create_sampler_state = r600_create_sampler_state;
1276 rctx->context.create_sampler_view = r600_create_sampler_view;
1277 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
1278 rctx->context.create_vs_state = r600_create_shader_state;
1279 rctx->context.bind_blend_state = r600_bind_blend_state;
1280 rctx->context.bind_depth_stencil_alpha_state = r600_bind_state;
1281 rctx->context.bind_fragment_sampler_states = r600_bind_ps_sampler;
1282 rctx->context.bind_fs_state = r600_bind_ps_shader;
1283 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
1284 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
1285 rctx->context.bind_vertex_sampler_states = r600_bind_vs_sampler;
1286 rctx->context.bind_vs_state = r600_bind_vs_shader;
1287 rctx->context.delete_blend_state = r600_delete_state;
1288 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
1289 rctx->context.delete_fs_state = r600_delete_ps_shader;
1290 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
1291 rctx->context.delete_sampler_state = r600_delete_state;
1292 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
1293 rctx->context.delete_vs_state = r600_delete_vs_shader;
1294 rctx->context.set_blend_color = r600_set_blend_color;
1295 rctx->context.set_clip_state = r600_set_clip_state;
1296 rctx->context.set_constant_buffer = r600_set_constant_buffer;
1297 rctx->context.set_fragment_sampler_views = r600_set_ps_sampler_view;
1298 rctx->context.set_framebuffer_state = r600_set_framebuffer_state;
1299 rctx->context.set_polygon_stipple = r600_set_polygon_stipple;
1300 rctx->context.set_sample_mask = r600_set_sample_mask;
1301 rctx->context.set_scissor_state = r600_set_scissor_state;
1302 rctx->context.set_stencil_ref = r600_set_stencil_ref;
1303 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
1304 rctx->context.set_index_buffer = r600_set_index_buffer;
1305 rctx->context.set_vertex_sampler_views = r600_set_vs_sampler_view;
1306 rctx->context.set_viewport_state = r600_set_viewport_state;
1307 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
1308 }
1309
1310 void r600_init_config(struct r600_pipe_context *rctx)
1311 {
1312 int ps_prio;
1313 int vs_prio;
1314 int gs_prio;
1315 int es_prio;
1316 int num_ps_gprs;
1317 int num_vs_gprs;
1318 int num_gs_gprs;
1319 int num_es_gprs;
1320 int num_temp_gprs;
1321 int num_ps_threads;
1322 int num_vs_threads;
1323 int num_gs_threads;
1324 int num_es_threads;
1325 int num_ps_stack_entries;
1326 int num_vs_stack_entries;
1327 int num_gs_stack_entries;
1328 int num_es_stack_entries;
1329 enum radeon_family family;
1330 struct r600_pipe_state *rstate = &rctx->config;
1331 u32 tmp;
1332
1333 family = r600_get_family(rctx->radeon);
1334 ps_prio = 0;
1335 vs_prio = 1;
1336 gs_prio = 2;
1337 es_prio = 3;
1338 switch (family) {
1339 case CHIP_R600:
1340 num_ps_gprs = 192;
1341 num_vs_gprs = 56;
1342 num_temp_gprs = 4;
1343 num_gs_gprs = 0;
1344 num_es_gprs = 0;
1345 num_ps_threads = 136;
1346 num_vs_threads = 48;
1347 num_gs_threads = 4;
1348 num_es_threads = 4;
1349 num_ps_stack_entries = 128;
1350 num_vs_stack_entries = 128;
1351 num_gs_stack_entries = 0;
1352 num_es_stack_entries = 0;
1353 break;
1354 case CHIP_RV630:
1355 case CHIP_RV635:
1356 num_ps_gprs = 84;
1357 num_vs_gprs = 36;
1358 num_temp_gprs = 4;
1359 num_gs_gprs = 0;
1360 num_es_gprs = 0;
1361 num_ps_threads = 144;
1362 num_vs_threads = 40;
1363 num_gs_threads = 4;
1364 num_es_threads = 4;
1365 num_ps_stack_entries = 40;
1366 num_vs_stack_entries = 40;
1367 num_gs_stack_entries = 32;
1368 num_es_stack_entries = 16;
1369 break;
1370 case CHIP_RV610:
1371 case CHIP_RV620:
1372 case CHIP_RS780:
1373 case CHIP_RS880:
1374 default:
1375 num_ps_gprs = 84;
1376 num_vs_gprs = 36;
1377 num_temp_gprs = 4;
1378 num_gs_gprs = 0;
1379 num_es_gprs = 0;
1380 num_ps_threads = 136;
1381 num_vs_threads = 48;
1382 num_gs_threads = 4;
1383 num_es_threads = 4;
1384 num_ps_stack_entries = 40;
1385 num_vs_stack_entries = 40;
1386 num_gs_stack_entries = 32;
1387 num_es_stack_entries = 16;
1388 break;
1389 case CHIP_RV670:
1390 num_ps_gprs = 144;
1391 num_vs_gprs = 40;
1392 num_temp_gprs = 4;
1393 num_gs_gprs = 0;
1394 num_es_gprs = 0;
1395 num_ps_threads = 136;
1396 num_vs_threads = 48;
1397 num_gs_threads = 4;
1398 num_es_threads = 4;
1399 num_ps_stack_entries = 40;
1400 num_vs_stack_entries = 40;
1401 num_gs_stack_entries = 32;
1402 num_es_stack_entries = 16;
1403 break;
1404 case CHIP_RV770:
1405 num_ps_gprs = 192;
1406 num_vs_gprs = 56;
1407 num_temp_gprs = 4;
1408 num_gs_gprs = 0;
1409 num_es_gprs = 0;
1410 num_ps_threads = 188;
1411 num_vs_threads = 60;
1412 num_gs_threads = 0;
1413 num_es_threads = 0;
1414 num_ps_stack_entries = 256;
1415 num_vs_stack_entries = 256;
1416 num_gs_stack_entries = 0;
1417 num_es_stack_entries = 0;
1418 break;
1419 case CHIP_RV730:
1420 case CHIP_RV740:
1421 num_ps_gprs = 84;
1422 num_vs_gprs = 36;
1423 num_temp_gprs = 4;
1424 num_gs_gprs = 0;
1425 num_es_gprs = 0;
1426 num_ps_threads = 188;
1427 num_vs_threads = 60;
1428 num_gs_threads = 0;
1429 num_es_threads = 0;
1430 num_ps_stack_entries = 128;
1431 num_vs_stack_entries = 128;
1432 num_gs_stack_entries = 0;
1433 num_es_stack_entries = 0;
1434 break;
1435 case CHIP_RV710:
1436 num_ps_gprs = 192;
1437 num_vs_gprs = 56;
1438 num_temp_gprs = 4;
1439 num_gs_gprs = 0;
1440 num_es_gprs = 0;
1441 num_ps_threads = 144;
1442 num_vs_threads = 48;
1443 num_gs_threads = 0;
1444 num_es_threads = 0;
1445 num_ps_stack_entries = 128;
1446 num_vs_stack_entries = 128;
1447 num_gs_stack_entries = 0;
1448 num_es_stack_entries = 0;
1449 break;
1450 }
1451
1452 rstate->id = R600_PIPE_STATE_CONFIG;
1453
1454 /* SQ_CONFIG */
1455 tmp = 0;
1456 switch (family) {
1457 case CHIP_RV610:
1458 case CHIP_RV620:
1459 case CHIP_RS780:
1460 case CHIP_RS880:
1461 case CHIP_RV710:
1462 break;
1463 default:
1464 tmp |= S_008C00_VC_ENABLE(1);
1465 break;
1466 }
1467 tmp |= S_008C00_DX9_CONSTS(0);
1468 tmp |= S_008C00_ALU_INST_PREFER_VECTOR(1);
1469 tmp |= S_008C00_PS_PRIO(ps_prio);
1470 tmp |= S_008C00_VS_PRIO(vs_prio);
1471 tmp |= S_008C00_GS_PRIO(gs_prio);
1472 tmp |= S_008C00_ES_PRIO(es_prio);
1473 r600_pipe_state_add_reg(rstate, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL);
1474
1475 /* SQ_GPR_RESOURCE_MGMT_1 */
1476 tmp = 0;
1477 tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs);
1478 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
1479 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
1480 r600_pipe_state_add_reg(rstate, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1481
1482 /* SQ_GPR_RESOURCE_MGMT_2 */
1483 tmp = 0;
1484 tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs);
1485 tmp |= S_008C08_NUM_GS_GPRS(num_es_gprs);
1486 r600_pipe_state_add_reg(rstate, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1487
1488 /* SQ_THREAD_RESOURCE_MGMT */
1489 tmp = 0;
1490 tmp |= S_008C0C_NUM_PS_THREADS(num_ps_threads);
1491 tmp |= S_008C0C_NUM_VS_THREADS(num_vs_threads);
1492 tmp |= S_008C0C_NUM_GS_THREADS(num_gs_threads);
1493 tmp |= S_008C0C_NUM_ES_THREADS(num_es_threads);
1494 r600_pipe_state_add_reg(rstate, R_008C0C_SQ_THREAD_RESOURCE_MGMT, tmp, 0xFFFFFFFF, NULL);
1495
1496 /* SQ_STACK_RESOURCE_MGMT_1 */
1497 tmp = 0;
1498 tmp |= S_008C10_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
1499 tmp |= S_008C10_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
1500 r600_pipe_state_add_reg(rstate, R_008C10_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1501
1502 /* SQ_STACK_RESOURCE_MGMT_2 */
1503 tmp = 0;
1504 tmp |= S_008C14_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
1505 tmp |= S_008C14_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
1506 r600_pipe_state_add_reg(rstate, R_008C14_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1507
1508 r600_pipe_state_add_reg(rstate, R_009714_VC_ENHANCE, 0x00000000, 0xFFFFFFFF, NULL);
1509 r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, 0x00000000, 0xFFFFFFFF, NULL);
1510
1511 if (family >= CHIP_RV770) {
1512 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00004000, 0xFFFFFFFF, NULL);
1513 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000002, 0xFFFFFFFF, NULL);
1514 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x00000000, 0xFFFFFFFF, NULL);
1515 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x00420204, 0xFFFFFFFF, NULL);
1516 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000000, 0xFFFFFFFF, NULL);
1517 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00514002, 0xFFFFFFFF, NULL);
1518 } else {
1519 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00000000, 0xFFFFFFFF, NULL);
1520 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000003, 0xFFFFFFFF, NULL);
1521 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x82000000, 0xFFFFFFFF, NULL);
1522 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x01020204, 0xFFFFFFFF, NULL);
1523 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000001, 0xFFFFFFFF, NULL);
1524 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00004012, 0xFFFFFFFF, NULL);
1525 }
1526 r600_pipe_state_add_reg(rstate, R_0288A8_SQ_ESGS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1527 r600_pipe_state_add_reg(rstate, R_0288AC_SQ_GSVS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1528 r600_pipe_state_add_reg(rstate, R_0288B0_SQ_ESTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1529 r600_pipe_state_add_reg(rstate, R_0288B4_SQ_GSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1530 r600_pipe_state_add_reg(rstate, R_0288B8_SQ_VSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1531 r600_pipe_state_add_reg(rstate, R_0288BC_SQ_PSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1532 r600_pipe_state_add_reg(rstate, R_0288C0_SQ_FBUF_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1533 r600_pipe_state_add_reg(rstate, R_0288C4_SQ_REDUC_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1534 r600_pipe_state_add_reg(rstate, R_0288C8_SQ_GS_VERT_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1535 r600_pipe_state_add_reg(rstate, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1536 r600_pipe_state_add_reg(rstate, R_028A14_VGT_HOS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1537 r600_pipe_state_add_reg(rstate, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1538 r600_pipe_state_add_reg(rstate, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1539 r600_pipe_state_add_reg(rstate, R_028A20_VGT_HOS_REUSE_DEPTH, 0x00000000, 0xFFFFFFFF, NULL);
1540 r600_pipe_state_add_reg(rstate, R_028A24_VGT_GROUP_PRIM_TYPE, 0x00000000, 0xFFFFFFFF, NULL);
1541 r600_pipe_state_add_reg(rstate, R_028A28_VGT_GROUP_FIRST_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1542 r600_pipe_state_add_reg(rstate, R_028A2C_VGT_GROUP_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1543 r600_pipe_state_add_reg(rstate, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1544 r600_pipe_state_add_reg(rstate, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1545 r600_pipe_state_add_reg(rstate, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1546 r600_pipe_state_add_reg(rstate, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1547 r600_pipe_state_add_reg(rstate, R_028A40_VGT_GS_MODE, 0x00000000, 0xFFFFFFFF, NULL);
1548 r600_pipe_state_add_reg(rstate, R_028AB0_VGT_STRMOUT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1549 r600_pipe_state_add_reg(rstate, R_028AB4_VGT_REUSE_OFF, 0x00000001, 0xFFFFFFFF, NULL);
1550 r600_pipe_state_add_reg(rstate, R_028AB8_VGT_VTX_CNT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1551 r600_pipe_state_add_reg(rstate, R_028B20_VGT_STRMOUT_BUFFER_EN, 0x00000000, 0xFFFFFFFF, NULL);
1552
1553 r600_pipe_state_add_reg(rstate, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, 0x00000000, 0xFFFFFFFF, NULL);
1554 r600_pipe_state_add_reg(rstate, R_028A84_VGT_PRIMITIVEID_EN, 0x00000000, 0xFFFFFFFF, NULL);
1555 r600_pipe_state_add_reg(rstate, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 0x00000000, 0xFFFFFFFF, NULL);
1556 r600_pipe_state_add_reg(rstate, R_028AA0_VGT_INSTANCE_STEP_RATE_0, 0x00000000, 0xFFFFFFFF, NULL);
1557 r600_pipe_state_add_reg(rstate, R_028AA4_VGT_INSTANCE_STEP_RATE_1, 0x00000000, 0xFFFFFFFF, NULL);
1558 r600_context_pipe_state_set(&rctx->ctx, rstate);
1559 }
1560
1561 void *r600_create_db_flush_dsa(struct r600_pipe_context *rctx)
1562 {
1563 struct pipe_depth_stencil_alpha_state dsa;
1564 struct r600_pipe_state *rstate;
1565 boolean quirk = false;
1566
1567 if (rctx->family == CHIP_RV610 || rctx->family == CHIP_RV630 ||
1568 rctx->family == CHIP_RV620 || rctx->family == CHIP_RV635)
1569 quirk = true;
1570
1571 memset(&dsa, 0, sizeof(dsa));
1572
1573 if (quirk) {
1574 dsa.depth.enabled = 1;
1575 dsa.depth.func = PIPE_FUNC_LEQUAL;
1576 dsa.stencil[0].enabled = 1;
1577 dsa.stencil[0].func = PIPE_FUNC_ALWAYS;
1578 dsa.stencil[0].zpass_op = PIPE_STENCIL_OP_KEEP;
1579 dsa.stencil[0].zfail_op = PIPE_STENCIL_OP_INCR;
1580 dsa.stencil[0].writemask = 0xff;
1581 }
1582
1583 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
1584 r600_pipe_state_add_reg(rstate,
1585 R_02880C_DB_SHADER_CONTROL,
1586 0x0,
1587 S_02880C_DUAL_EXPORT_ENABLE(1), NULL);
1588 r600_pipe_state_add_reg(rstate,
1589 R_028D0C_DB_RENDER_CONTROL,
1590 S_028D0C_DEPTH_COPY_ENABLE(1) |
1591 S_028D0C_STENCIL_COPY_ENABLE(1) |
1592 S_028D0C_COPY_CENTROID(1),
1593 S_028D0C_DEPTH_COPY_ENABLE(1) |
1594 S_028D0C_STENCIL_COPY_ENABLE(1) |
1595 S_028D0C_COPY_CENTROID(1), NULL);
1596 return rstate;
1597 }