projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
r600g: Added r600_pipe_shader_destroy().
[mesa.git] / src / gallium / drivers / r600 / r600_state.c
1 /*
2 * Copyright 2010 Jerome Glisse <glisse@freedesktop.org>
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 */
23
24 /* TODO:
25 * - fix mask for depth control & cull for query
26 */
27 #include <stdio.h>
28 #include <errno.h>
29 #include <pipe/p_defines.h>
30 #include <pipe/p_state.h>
31 #include <pipe/p_context.h>
32 #include <tgsi/tgsi_scan.h>
33 #include <tgsi/tgsi_parse.h>
34 #include <tgsi/tgsi_util.h>
35 #include <util/u_double_list.h>
36 #include <util/u_pack_color.h>
37 #include <util/u_memory.h>
38 #include <util/u_inlines.h>
39 #include <util/u_upload_mgr.h>
40 #include <util/u_framebuffer.h>
41 #include <pipebuffer/pb_buffer.h>
42 #include "r600.h"
43 #include "r600d.h"
44 #include "r600_resource.h"
45 #include "r600_shader.h"
46 #include "r600_pipe.h"
47 #include "r600_state_inlines.h"
48
49 static void r600_draw_common(struct r600_drawl *draw)
50 {
51 struct r600_pipe_context *rctx = (struct r600_pipe_context *)draw->ctx;
52 struct r600_pipe_state *rstate;
53 struct r600_resource *rbuffer;
54 unsigned i, j, offset, prim;
55 u32 vgt_dma_index_type, vgt_draw_initiator, mask;
56 struct pipe_vertex_buffer *vertex_buffer;
57 struct r600_draw rdraw;
58 struct r600_pipe_state vgt;
59
60 switch (draw->index_size) {
61 case 2:
62 vgt_draw_initiator = 0;
63 vgt_dma_index_type = 0;
64 break;
65 case 4:
66 vgt_draw_initiator = 0;
67 vgt_dma_index_type = 1;
68 break;
69 case 0:
70 vgt_draw_initiator = 2;
71 vgt_dma_index_type = 0;
72 break;
73 default:
74 R600_ERR("unsupported index size %d\n", draw->index_size);
75 return;
76 }
77 if (r600_conv_pipe_prim(draw->mode, &prim))
78 return;
79
80
81 /* rebuild vertex shader if input format changed */
82 if (r600_pipe_shader_update(&rctx->context, rctx->vs_shader))
83 return;
84 if (r600_pipe_shader_update(&rctx->context, rctx->ps_shader))
85 return;
86
87 for (i = 0 ; i < rctx->vertex_elements->count; i++) {
88 uint32_t word2, format;
89
90 rstate = &rctx->vs_resource[i];
91 rstate->id = R600_PIPE_STATE_RESOURCE;
92 rstate->nregs = 0;
93
94 j = rctx->vertex_elements->elements[i].vertex_buffer_index;
95 vertex_buffer = &rctx->vertex_buffer[j];
96 rbuffer = (struct r600_resource*)vertex_buffer->buffer;
97 offset = rctx->vertex_elements->elements[i].src_offset +
98 vertex_buffer->buffer_offset +
99 r600_bo_offset(rbuffer->bo);
100
101 format = r600_translate_vertex_data_type(rctx->vertex_elements->hw_format[i]);
102
103 word2 = format | S_038008_STRIDE(vertex_buffer->stride);
104
105 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0, offset, 0xFFFFFFFF, rbuffer->bo);
106 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1, rbuffer->size - offset - 1, 0xFFFFFFFF, NULL);
107 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2, word2, 0xFFFFFFFF, NULL);
108 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3, 0x00000000, 0xFFFFFFFF, NULL);
109 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4, 0x00000000, 0xFFFFFFFF, NULL);
110 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5, 0x00000000, 0xFFFFFFFF, NULL);
111 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6, 0xC0000000, 0xFFFFFFFF, NULL);
112 r600_context_pipe_state_set_vs_resource(&rctx->ctx, rstate, i);
113 }
114
115 mask = 0;
116 for (int i = 0; i < rctx->framebuffer.nr_cbufs; i++) {
117 mask |= (0xF << (i * 4));
118 }
119
120 vgt.id = R600_PIPE_STATE_VGT;
121 vgt.nregs = 0;
122 r600_pipe_state_add_reg(&vgt, R_008958_VGT_PRIMITIVE_TYPE, prim, 0xFFFFFFFF, NULL);
123 r600_pipe_state_add_reg(&vgt, R_028408_VGT_INDX_OFFSET, draw->index_bias, 0xFFFFFFFF, NULL);
124 r600_pipe_state_add_reg(&vgt, R_028400_VGT_MAX_VTX_INDX, draw->max_index, 0xFFFFFFFF, NULL);
125 r600_pipe_state_add_reg(&vgt, R_028404_VGT_MIN_VTX_INDX, draw->min_index, 0xFFFFFFFF, NULL);
126 r600_pipe_state_add_reg(&vgt, R_028238_CB_TARGET_MASK, rctx->cb_target_mask & mask, 0xFFFFFFFF, NULL);
127 r600_pipe_state_add_reg(&vgt, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0, 0xFFFFFFFF, NULL);
128 r600_pipe_state_add_reg(&vgt, R_03CFF4_SQ_VTX_START_INST_LOC, 0, 0xFFFFFFFF, NULL);
129 /* build late state */
130 if (rctx->rasterizer && rctx->framebuffer.zsbuf) {
131 float offset_units = rctx->rasterizer->offset_units;
132 unsigned offset_db_fmt_cntl = 0, depth;
133
134 switch (rctx->framebuffer.zsbuf->texture->format) {
135 case PIPE_FORMAT_Z24X8_UNORM:
136 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
137 depth = -24;
138 offset_units *= 2.0f;
139 break;
140 case PIPE_FORMAT_Z32_FLOAT:
141 depth = -23;
142 offset_units *= 1.0f;
143 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_DB_IS_FLOAT_FMT(1);
144 break;
145 case PIPE_FORMAT_Z16_UNORM:
146 depth = -16;
147 offset_units *= 4.0f;
148 break;
149 default:
150 return;
151 }
152 offset_db_fmt_cntl |= S_028DF8_POLY_OFFSET_NEG_NUM_DB_BITS(depth);
153 r600_pipe_state_add_reg(&vgt,
154 R_028E00_PA_SU_POLY_OFFSET_FRONT_SCALE,
155 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
156 r600_pipe_state_add_reg(&vgt,
157 R_028E04_PA_SU_POLY_OFFSET_FRONT_OFFSET,
158 fui(offset_units), 0xFFFFFFFF, NULL);
159 r600_pipe_state_add_reg(&vgt,
160 R_028E08_PA_SU_POLY_OFFSET_BACK_SCALE,
161 fui(rctx->rasterizer->offset_scale), 0xFFFFFFFF, NULL);
162 r600_pipe_state_add_reg(&vgt,
163 R_028E0C_PA_SU_POLY_OFFSET_BACK_OFFSET,
164 fui(offset_units), 0xFFFFFFFF, NULL);
165 r600_pipe_state_add_reg(&vgt,
166 R_028DF8_PA_SU_POLY_OFFSET_DB_FMT_CNTL,
167 offset_db_fmt_cntl, 0xFFFFFFFF, NULL);
168 }
169 r600_context_pipe_state_set(&rctx->ctx, &vgt);
170
171 rdraw.vgt_num_indices = draw->count;
172 rdraw.vgt_num_instances = 1;
173 rdraw.vgt_index_type = vgt_dma_index_type;
174 rdraw.vgt_draw_initiator = vgt_draw_initiator;
175 rdraw.indices = NULL;
176 if (draw->index_buffer) {
177 rbuffer = (struct r600_resource*)draw->index_buffer;
178 rdraw.indices = rbuffer->bo;
179 rdraw.indices_bo_offset = draw->index_buffer_offset;
180 }
181 r600_context_draw(&rctx->ctx, &rdraw);
182 }
183
184 void r600_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
185 {
186 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
187 struct r600_drawl draw;
188 boolean translate = FALSE;
189
190 if (rctx->vertex_elements->incompatible_layout) {
191 r600_begin_vertex_translate(rctx);
192 translate = TRUE;
193 }
194
195 if (rctx->any_user_vbs) {
196 r600_upload_user_buffers(rctx);
197 rctx->any_user_vbs = FALSE;
198 }
199 memset(&draw, 0, sizeof(struct r600_drawl));
200 draw.ctx = ctx;
201 draw.mode = info->mode;
202 draw.start = info->start;
203 draw.count = info->count;
204 if (info->indexed && rctx->index_buffer.buffer) {
205 draw.start += rctx->index_buffer.offset / rctx->index_buffer.index_size;
206 draw.min_index = info->min_index;
207 draw.max_index = info->max_index;
208 draw.index_bias = info->index_bias;
209
210 r600_translate_index_buffer(rctx, &rctx->index_buffer.buffer,
211 &rctx->index_buffer.index_size,
212 &draw.start,
213 info->count);
214
215 draw.index_size = rctx->index_buffer.index_size;
216 pipe_resource_reference(&draw.index_buffer, rctx->index_buffer.buffer);
217 draw.index_buffer_offset = draw.start * draw.index_size;
218 draw.start = 0;
219 r600_upload_index_buffer(rctx, &draw);
220 } else {
221 draw.index_size = 0;
222 draw.index_buffer = NULL;
223 draw.min_index = info->min_index;
224 draw.max_index = info->max_index;
225 draw.index_bias = info->start;
226 }
227 r600_draw_common(&draw);
228
229 if (translate)
230 r600_end_vertex_translate(rctx);
231
232 pipe_resource_reference(&draw.index_buffer, NULL);
233 }
234
235 static void r600_set_blend_color(struct pipe_context *ctx,
236 const struct pipe_blend_color *state)
237 {
238 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
239 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
240
241 if (rstate == NULL)
242 return;
243
244 rstate->id = R600_PIPE_STATE_BLEND_COLOR;
245 r600_pipe_state_add_reg(rstate, R_028414_CB_BLEND_RED, fui(state->color[0]), 0xFFFFFFFF, NULL);
246 r600_pipe_state_add_reg(rstate, R_028418_CB_BLEND_GREEN, fui(state->color[1]), 0xFFFFFFFF, NULL);
247 r600_pipe_state_add_reg(rstate, R_02841C_CB_BLEND_BLUE, fui(state->color[2]), 0xFFFFFFFF, NULL);
248 r600_pipe_state_add_reg(rstate, R_028420_CB_BLEND_ALPHA, fui(state->color[3]), 0xFFFFFFFF, NULL);
249 free(rctx->states[R600_PIPE_STATE_BLEND_COLOR]);
250 rctx->states[R600_PIPE_STATE_BLEND_COLOR] = rstate;
251 r600_context_pipe_state_set(&rctx->ctx, rstate);
252 }
253
254 static void *r600_create_blend_state(struct pipe_context *ctx,
255 const struct pipe_blend_state *state)
256 {
257 struct r600_pipe_blend *blend = CALLOC_STRUCT(r600_pipe_blend);
258 struct r600_pipe_state *rstate;
259 u32 color_control, target_mask;
260
261 if (blend == NULL) {
262 return NULL;
263 }
264 rstate = &blend->rstate;
265
266 rstate->id = R600_PIPE_STATE_BLEND;
267
268 target_mask = 0;
269 color_control = S_028808_PER_MRT_BLEND(1);
270 if (state->logicop_enable) {
271 color_control |= (state->logicop_func << 16) | (state->logicop_func << 20);
272 } else {
273 color_control |= (0xcc << 16);
274 }
275 /* we pretend 8 buffer are used, CB_SHADER_MASK will disable unused one */
276 if (state->independent_blend_enable) {
277 for (int i = 0; i < 8; i++) {
278 if (state->rt[i].blend_enable) {
279 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
280 }
281 target_mask |= (state->rt[i].colormask << (4 * i));
282 }
283 } else {
284 for (int i = 0; i < 8; i++) {
285 if (state->rt[0].blend_enable) {
286 color_control |= S_028808_TARGET_BLEND_ENABLE(1 << i);
287 }
288 target_mask |= (state->rt[0].colormask << (4 * i));
289 }
290 }
291 blend->cb_target_mask = target_mask;
292 r600_pipe_state_add_reg(rstate, R_028808_CB_COLOR_CONTROL,
293 color_control, 0xFFFFFFFF, NULL);
294
295 for (int i = 0; i < 8; i++) {
296 unsigned eqRGB = state->rt[i].rgb_func;
297 unsigned srcRGB = state->rt[i].rgb_src_factor;
298 unsigned dstRGB = state->rt[i].rgb_dst_factor;
299
300 unsigned eqA = state->rt[i].alpha_func;
301 unsigned srcA = state->rt[i].alpha_src_factor;
302 unsigned dstA = state->rt[i].alpha_dst_factor;
303 uint32_t bc = 0;
304
305 if (!state->rt[i].blend_enable)
306 continue;
307
308 bc |= S_028804_COLOR_COMB_FCN(r600_translate_blend_function(eqRGB));
309 bc |= S_028804_COLOR_SRCBLEND(r600_translate_blend_factor(srcRGB));
310 bc |= S_028804_COLOR_DESTBLEND(r600_translate_blend_factor(dstRGB));
311
312 if (srcA != srcRGB || dstA != dstRGB || eqA != eqRGB) {
313 bc |= S_028804_SEPARATE_ALPHA_BLEND(1);
314 bc |= S_028804_ALPHA_COMB_FCN(r600_translate_blend_function(eqA));
315 bc |= S_028804_ALPHA_SRCBLEND(r600_translate_blend_factor(srcA));
316 bc |= S_028804_ALPHA_DESTBLEND(r600_translate_blend_factor(dstA));
317 }
318
319 r600_pipe_state_add_reg(rstate, R_028780_CB_BLEND0_CONTROL + i * 4, bc, 0xFFFFFFFF, NULL);
320 if (i == 0) {
321 r600_pipe_state_add_reg(rstate, R_028804_CB_BLEND_CONTROL, bc, 0xFFFFFFFF, NULL);
322 }
323 }
324 return rstate;
325 }
326
327 static void *r600_create_dsa_state(struct pipe_context *ctx,
328 const struct pipe_depth_stencil_alpha_state *state)
329 {
330 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
331 unsigned db_depth_control, alpha_test_control, alpha_ref, db_shader_control;
332 unsigned stencil_ref_mask, stencil_ref_mask_bf, db_render_override, db_render_control;
333
334 if (rstate == NULL) {
335 return NULL;
336 }
337
338 rstate->id = R600_PIPE_STATE_DSA;
339 /* depth TODO some of those db_shader_control field depend on shader adjust mask & add it to shader */
340 /* db_shader_control is 0xFFFFFFBE as Z_EXPORT_ENABLE (bit 0) will be
341 * set by fragment shader if it export Z and KILL_ENABLE (bit 6) will
342 * be set if shader use texkill instruction
343 */
344 db_shader_control = S_02880C_Z_ORDER(V_02880C_EARLY_Z_THEN_LATE_Z);
345 stencil_ref_mask = 0;
346 stencil_ref_mask_bf = 0;
347 db_depth_control = S_028800_Z_ENABLE(state->depth.enabled) |
348 S_028800_Z_WRITE_ENABLE(state->depth.writemask) |
349 S_028800_ZFUNC(state->depth.func);
350
351 /* stencil */
352 if (state->stencil[0].enabled) {
353 db_depth_control |= S_028800_STENCIL_ENABLE(1);
354 db_depth_control |= S_028800_STENCILFUNC(r600_translate_ds_func(state->stencil[0].func));
355 db_depth_control |= S_028800_STENCILFAIL(r600_translate_stencil_op(state->stencil[0].fail_op));
356 db_depth_control |= S_028800_STENCILZPASS(r600_translate_stencil_op(state->stencil[0].zpass_op));
357 db_depth_control |= S_028800_STENCILZFAIL(r600_translate_stencil_op(state->stencil[0].zfail_op));
358
359
360 stencil_ref_mask = S_028430_STENCILMASK(state->stencil[0].valuemask) |
361 S_028430_STENCILWRITEMASK(state->stencil[0].writemask);
362 if (state->stencil[1].enabled) {
363 db_depth_control |= S_028800_BACKFACE_ENABLE(1);
364 db_depth_control |= S_028800_STENCILFUNC_BF(r600_translate_ds_func(state->stencil[1].func));
365 db_depth_control |= S_028800_STENCILFAIL_BF(r600_translate_stencil_op(state->stencil[1].fail_op));
366 db_depth_control |= S_028800_STENCILZPASS_BF(r600_translate_stencil_op(state->stencil[1].zpass_op));
367 db_depth_control |= S_028800_STENCILZFAIL_BF(r600_translate_stencil_op(state->stencil[1].zfail_op));
368 stencil_ref_mask_bf = S_028434_STENCILMASK_BF(state->stencil[1].valuemask) |
369 S_028434_STENCILWRITEMASK_BF(state->stencil[1].writemask);
370 }
371 }
372
373 /* alpha */
374 alpha_test_control = 0;
375 alpha_ref = 0;
376 if (state->alpha.enabled) {
377 alpha_test_control = S_028410_ALPHA_FUNC(state->alpha.func);
378 alpha_test_control |= S_028410_ALPHA_TEST_ENABLE(1);
379 alpha_ref = fui(state->alpha.ref_value);
380 }
381
382 /* misc */
383 db_render_control = 0;
384 db_render_override = S_028D10_FORCE_HIZ_ENABLE(V_028D10_FORCE_DISABLE) |
385 S_028D10_FORCE_HIS_ENABLE0(V_028D10_FORCE_DISABLE) |
386 S_028D10_FORCE_HIS_ENABLE1(V_028D10_FORCE_DISABLE);
387 /* TODO db_render_override depends on query */
388 r600_pipe_state_add_reg(rstate, R_028028_DB_STENCIL_CLEAR, 0x00000000, 0xFFFFFFFF, NULL);
389 r600_pipe_state_add_reg(rstate, R_02802C_DB_DEPTH_CLEAR, 0x3F800000, 0xFFFFFFFF, NULL);
390 r600_pipe_state_add_reg(rstate, R_028410_SX_ALPHA_TEST_CONTROL, alpha_test_control, 0xFFFFFFFF, NULL);
391 r600_pipe_state_add_reg(rstate,
392 R_028430_DB_STENCILREFMASK, stencil_ref_mask,
393 0xFFFFFFFF & C_028430_STENCILREF, NULL);
394 r600_pipe_state_add_reg(rstate,
395 R_028434_DB_STENCILREFMASK_BF, stencil_ref_mask_bf,
396 0xFFFFFFFF & C_028434_STENCILREF_BF, NULL);
397 r600_pipe_state_add_reg(rstate, R_028438_SX_ALPHA_REF, alpha_ref, 0xFFFFFFFF, NULL);
398 r600_pipe_state_add_reg(rstate, R_0286E0_SPI_FOG_FUNC_SCALE, 0x00000000, 0xFFFFFFFF, NULL);
399 r600_pipe_state_add_reg(rstate, R_0286E4_SPI_FOG_FUNC_BIAS, 0x00000000, 0xFFFFFFFF, NULL);
400 r600_pipe_state_add_reg(rstate, R_0286DC_SPI_FOG_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
401 r600_pipe_state_add_reg(rstate, R_028800_DB_DEPTH_CONTROL, db_depth_control, 0xFFFFFFFF, NULL);
402 r600_pipe_state_add_reg(rstate, R_02880C_DB_SHADER_CONTROL, db_shader_control, 0xFFFFFFBE, NULL);
403 r600_pipe_state_add_reg(rstate, R_028D0C_DB_RENDER_CONTROL, db_render_control, 0xFFFFFFFF, NULL);
404 r600_pipe_state_add_reg(rstate, R_028D10_DB_RENDER_OVERRIDE, db_render_override, 0xFFFFFFFF, NULL);
405 r600_pipe_state_add_reg(rstate, R_028D2C_DB_SRESULTS_COMPARE_STATE1, 0x00000000, 0xFFFFFFFF, NULL);
406 r600_pipe_state_add_reg(rstate, R_028D30_DB_PRELOAD_CONTROL, 0x00000000, 0xFFFFFFFF, NULL);
407 r600_pipe_state_add_reg(rstate, R_028D44_DB_ALPHA_TO_MASK, 0x0000AA00, 0xFFFFFFFF, NULL);
408
409 return rstate;
410 }
411
412 static void *r600_create_rs_state(struct pipe_context *ctx,
413 const struct pipe_rasterizer_state *state)
414 {
415 struct r600_pipe_rasterizer *rs = CALLOC_STRUCT(r600_pipe_rasterizer);
416 struct r600_pipe_state *rstate;
417 unsigned tmp;
418 unsigned prov_vtx = 1, polygon_dual_mode;
419 unsigned clip_rule;
420
421 if (rs == NULL) {
422 return NULL;
423 }
424
425 rstate = &rs->rstate;
426 rs->flatshade = state->flatshade;
427 rs->sprite_coord_enable = state->sprite_coord_enable;
428
429 clip_rule = state->scissor ? 0xAAAA : 0xFFFF;
430 /* offset */
431 rs->offset_units = state->offset_units;
432 rs->offset_scale = state->offset_scale * 12.0f;
433
434 rstate->id = R600_PIPE_STATE_RASTERIZER;
435 if (state->flatshade_first)
436 prov_vtx = 0;
437 tmp = 0x00000001;
438 if (state->sprite_coord_enable) {
439 tmp |= S_0286D4_PNT_SPRITE_ENA(1) |
440 S_0286D4_PNT_SPRITE_OVRD_X(2) |
441 S_0286D4_PNT_SPRITE_OVRD_Y(3) |
442 S_0286D4_PNT_SPRITE_OVRD_Z(0) |
443 S_0286D4_PNT_SPRITE_OVRD_W(1);
444 if (state->sprite_coord_mode != PIPE_SPRITE_COORD_UPPER_LEFT) {
445 tmp |= S_0286D4_PNT_SPRITE_TOP_1(1);
446 }
447 }
448 r600_pipe_state_add_reg(rstate, R_0286D4_SPI_INTERP_CONTROL_0, tmp, 0xFFFFFFFF, NULL);
449
450 polygon_dual_mode = (state->fill_front != PIPE_POLYGON_MODE_FILL ||
451 state->fill_back != PIPE_POLYGON_MODE_FILL);
452 r600_pipe_state_add_reg(rstate, R_028814_PA_SU_SC_MODE_CNTL,
453 S_028814_PROVOKING_VTX_LAST(prov_vtx) |
454 S_028814_CULL_FRONT((state->cull_face & PIPE_FACE_FRONT) ? 1 : 0) |
455 S_028814_CULL_BACK((state->cull_face & PIPE_FACE_BACK) ? 1 : 0) |
456 S_028814_FACE(!state->front_ccw) |
457 S_028814_POLY_OFFSET_FRONT_ENABLE(state->offset_tri) |
458 S_028814_POLY_OFFSET_BACK_ENABLE(state->offset_tri) |
459 S_028814_POLY_OFFSET_PARA_ENABLE(state->offset_tri) |
460 S_028814_POLY_MODE(polygon_dual_mode) |
461 S_028814_POLYMODE_FRONT_PTYPE(r600_translate_fill(state->fill_front)) |
462 S_028814_POLYMODE_BACK_PTYPE(r600_translate_fill(state->fill_back)), 0xFFFFFFFF, NULL);
463 r600_pipe_state_add_reg(rstate, R_02881C_PA_CL_VS_OUT_CNTL,
464 S_02881C_USE_VTX_POINT_SIZE(state->point_size_per_vertex) |
465 S_02881C_VS_OUT_MISC_VEC_ENA(state->point_size_per_vertex), 0xFFFFFFFF, NULL);
466 r600_pipe_state_add_reg(rstate, R_028820_PA_CL_NANINF_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
467 /* point size 12.4 fixed point */
468 tmp = (unsigned)(state->point_size * 8.0);
469 r600_pipe_state_add_reg(rstate, R_028A00_PA_SU_POINT_SIZE, S_028A00_HEIGHT(tmp) | S_028A00_WIDTH(tmp), 0xFFFFFFFF, NULL);
470 r600_pipe_state_add_reg(rstate, R_028A04_PA_SU_POINT_MINMAX, 0x80000000, 0xFFFFFFFF, NULL);
471
472 tmp = (unsigned)(state->line_width * 8.0);
473 r600_pipe_state_add_reg(rstate, R_028A08_PA_SU_LINE_CNTL, S_028A08_WIDTH(tmp), 0xFFFFFFFF, NULL);
474
475 r600_pipe_state_add_reg(rstate, R_028A0C_PA_SC_LINE_STIPPLE, 0x00000005, 0xFFFFFFFF, NULL);
476 r600_pipe_state_add_reg(rstate, R_028A48_PA_SC_MPASS_PS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
477 r600_pipe_state_add_reg(rstate, R_028C00_PA_SC_LINE_CNTL, 0x00000400, 0xFFFFFFFF, NULL);
478 r600_pipe_state_add_reg(rstate, R_028C0C_PA_CL_GB_VERT_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
479 r600_pipe_state_add_reg(rstate, R_028C10_PA_CL_GB_VERT_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
480 r600_pipe_state_add_reg(rstate, R_028C14_PA_CL_GB_HORZ_CLIP_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
481 r600_pipe_state_add_reg(rstate, R_028C18_PA_CL_GB_HORZ_DISC_ADJ, 0x3F800000, 0xFFFFFFFF, NULL);
482 r600_pipe_state_add_reg(rstate, R_028DFC_PA_SU_POLY_OFFSET_CLAMP, 0x00000000, 0xFFFFFFFF, NULL);
483 r600_pipe_state_add_reg(rstate, R_02820C_PA_SC_CLIPRECT_RULE, clip_rule, 0xFFFFFFFF, NULL);
484
485 return rstate;
486 }
487
488 static void *r600_create_sampler_state(struct pipe_context *ctx,
489 const struct pipe_sampler_state *state)
490 {
491 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
492 union util_color uc;
493
494 if (rstate == NULL) {
495 return NULL;
496 }
497
498 rstate->id = R600_PIPE_STATE_SAMPLER;
499 util_pack_color(state->border_color, PIPE_FORMAT_B8G8R8A8_UNORM, &uc);
500 r600_pipe_state_add_reg(rstate, R_03C000_SQ_TEX_SAMPLER_WORD0_0,
501 S_03C000_CLAMP_X(r600_tex_wrap(state->wrap_s)) |
502 S_03C000_CLAMP_Y(r600_tex_wrap(state->wrap_t)) |
503 S_03C000_CLAMP_Z(r600_tex_wrap(state->wrap_r)) |
504 S_03C000_XY_MAG_FILTER(r600_tex_filter(state->mag_img_filter)) |
505 S_03C000_XY_MIN_FILTER(r600_tex_filter(state->min_img_filter)) |
506 S_03C000_MIP_FILTER(r600_tex_mipfilter(state->min_mip_filter)) |
507 S_03C000_DEPTH_COMPARE_FUNCTION(r600_tex_compare(state->compare_func)) |
508 S_03C000_BORDER_COLOR_TYPE(uc.ui ? V_03C000_SQ_TEX_BORDER_COLOR_REGISTER : 0), 0xFFFFFFFF, NULL);
509 /* FIXME LOD it depends on texture base level ... */
510 r600_pipe_state_add_reg(rstate, R_03C004_SQ_TEX_SAMPLER_WORD1_0,
511 S_03C004_MIN_LOD(S_FIXED(CLAMP(state->min_lod, 0, 15), 6)) |
512 S_03C004_MAX_LOD(S_FIXED(CLAMP(state->max_lod, 0, 15), 6)) |
513 S_03C004_LOD_BIAS(S_FIXED(CLAMP(state->lod_bias, -16, 16), 6)), 0xFFFFFFFF, NULL);
514 r600_pipe_state_add_reg(rstate, R_03C008_SQ_TEX_SAMPLER_WORD2_0, S_03C008_TYPE(1), 0xFFFFFFFF, NULL);
515 if (uc.ui) {
516 r600_pipe_state_add_reg(rstate, R_00A400_TD_PS_SAMPLER0_BORDER_RED, fui(state->border_color[0]), 0xFFFFFFFF, NULL);
517 r600_pipe_state_add_reg(rstate, R_00A404_TD_PS_SAMPLER0_BORDER_GREEN, fui(state->border_color[1]), 0xFFFFFFFF, NULL);
518 r600_pipe_state_add_reg(rstate, R_00A408_TD_PS_SAMPLER0_BORDER_BLUE, fui(state->border_color[2]), 0xFFFFFFFF, NULL);
519 r600_pipe_state_add_reg(rstate, R_00A40C_TD_PS_SAMPLER0_BORDER_ALPHA, fui(state->border_color[3]), 0xFFFFFFFF, NULL);
520 }
521 return rstate;
522 }
523
524 static struct pipe_sampler_view *r600_create_sampler_view(struct pipe_context *ctx,
525 struct pipe_resource *texture,
526 const struct pipe_sampler_view *state)
527 {
528 struct r600_pipe_sampler_view *resource = CALLOC_STRUCT(r600_pipe_sampler_view);
529 struct r600_pipe_state *rstate;
530 const struct util_format_description *desc;
531 struct r600_resource_texture *tmp;
532 struct r600_resource *rbuffer;
533 unsigned format;
534 uint32_t word4 = 0, yuv_format = 0, pitch = 0;
535 unsigned char swizzle[4], array_mode = 0, tile_type = 0;
536 struct r600_bo *bo[2];
537
538 if (resource == NULL)
539 return NULL;
540 rstate = &resource->state;
541
542 /* initialize base object */
543 resource->base = *state;
544 resource->base.texture = NULL;
545 pipe_reference(NULL, &texture->reference);
546 resource->base.texture = texture;
547 resource->base.reference.count = 1;
548 resource->base.context = ctx;
549
550 swizzle[0] = state->swizzle_r;
551 swizzle[1] = state->swizzle_g;
552 swizzle[2] = state->swizzle_b;
553 swizzle[3] = state->swizzle_a;
554 format = r600_translate_texformat(state->format,
555 swizzle,
556 &word4, &yuv_format);
557 if (format == ~0) {
558 format = 0;
559 }
560 desc = util_format_description(state->format);
561 if (desc == NULL) {
562 R600_ERR("unknow format %d\n", state->format);
563 }
564 tmp = (struct r600_resource_texture*)texture;
565 rbuffer = &tmp->resource;
566 bo[0] = rbuffer->bo;
567 bo[1] = rbuffer->bo;
568 /* FIXME depth texture decompression */
569 if (tmp->depth) {
570 r600_texture_depth_flush(ctx, texture);
571 tmp = (struct r600_resource_texture*)texture;
572 rbuffer = &tmp->flushed_depth_texture->resource;
573 bo[0] = rbuffer->bo;
574 bo[1] = rbuffer->bo;
575 }
576 pitch = align(tmp->pitch_in_pixels[0], 8);
577 if (tmp->tiled) {
578 array_mode = tmp->array_mode[0];
579 tile_type = tmp->tile_type;
580 }
581
582 /* FIXME properly handle first level != 0 */
583 r600_pipe_state_add_reg(rstate, R_038000_RESOURCE0_WORD0,
584 S_038000_DIM(r600_tex_dim(texture->target)) |
585 S_038000_TILE_MODE(array_mode) |
586 S_038000_TILE_TYPE(tile_type) |
587 S_038000_PITCH((pitch / 8) - 1) |
588 S_038000_TEX_WIDTH(texture->width0 - 1), 0xFFFFFFFF, NULL);
589 r600_pipe_state_add_reg(rstate, R_038004_RESOURCE0_WORD1,
590 S_038004_TEX_HEIGHT(texture->height0 - 1) |
591 S_038004_TEX_DEPTH(texture->depth0 - 1) |
592 S_038004_DATA_FORMAT(format), 0xFFFFFFFF, NULL);
593 r600_pipe_state_add_reg(rstate, R_038008_RESOURCE0_WORD2,
594 (tmp->offset[0] + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
595 r600_pipe_state_add_reg(rstate, R_03800C_RESOURCE0_WORD3,
596 (tmp->offset[1] + r600_bo_offset(bo[1])) >> 8, 0xFFFFFFFF, bo[1]);
597 r600_pipe_state_add_reg(rstate, R_038010_RESOURCE0_WORD4,
598 word4 | S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_NORM) |
599 S_038010_SRF_MODE_ALL(V_038010_SFR_MODE_NO_ZERO) |
600 S_038010_REQUEST_SIZE(1) |
601 S_038010_BASE_LEVEL(state->first_level), 0xFFFFFFFF, NULL);
602 r600_pipe_state_add_reg(rstate, R_038014_RESOURCE0_WORD5,
603 S_038014_LAST_LEVEL(state->last_level) |
604 S_038014_BASE_ARRAY(0) |
605 S_038014_LAST_ARRAY(0), 0xFFFFFFFF, NULL);
606 r600_pipe_state_add_reg(rstate, R_038018_RESOURCE0_WORD6,
607 S_038018_TYPE(V_038010_SQ_TEX_VTX_VALID_TEXTURE), 0xFFFFFFFF, NULL);
608
609 return &resource->base;
610 }
611
612 static void r600_set_vs_sampler_view(struct pipe_context *ctx, unsigned count,
613 struct pipe_sampler_view **views)
614 {
615 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
616 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
617
618 for (int i = 0; i < count; i++) {
619 if (resource[i]) {
620 r600_context_pipe_state_set_vs_resource(&rctx->ctx, &resource[i]->state, i + PIPE_MAX_ATTRIBS);
621 }
622 }
623 }
624
625 static void r600_set_ps_sampler_view(struct pipe_context *ctx, unsigned count,
626 struct pipe_sampler_view **views)
627 {
628 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
629 struct r600_pipe_sampler_view **resource = (struct r600_pipe_sampler_view **)views;
630 int i;
631
632 for (i = 0; i < count; i++) {
633 if (&rctx->ps_samplers.views[i]->base != views[i]) {
634 if (resource[i])
635 r600_context_pipe_state_set_ps_resource(&rctx->ctx, &resource[i]->state, i);
636 else
637 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
638
639 pipe_sampler_view_reference(
640 (struct pipe_sampler_view **)&rctx->ps_samplers.views[i],
641 views[i]);
642
643 }
644 }
645 for (i = count; i < NUM_TEX_UNITS; i++) {
646 if (rctx->ps_samplers.views[i]) {
647 r600_context_pipe_state_set_ps_resource(&rctx->ctx, NULL, i);
648 pipe_sampler_view_reference((struct pipe_sampler_view **)&rctx->ps_samplers.views[i], NULL);
649 }
650 }
651 rctx->ps_samplers.n_views = count;
652 }
653
654 static void r600_bind_ps_sampler(struct pipe_context *ctx, unsigned count, void **states)
655 {
656 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
657 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
658
659 memcpy(rctx->ps_samplers.samplers, states, sizeof(void*) * count);
660 rctx->ps_samplers.n_samplers = count;
661
662 for (int i = 0; i < count; i++) {
663 r600_context_pipe_state_set_ps_sampler(&rctx->ctx, rstates[i], i);
664 }
665 }
666
667 static void r600_bind_vs_sampler(struct pipe_context *ctx, unsigned count, void **states)
668 {
669 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
670 struct r600_pipe_state **rstates = (struct r600_pipe_state **)states;
671
672 for (int i = 0; i < count; i++) {
673 r600_context_pipe_state_set_vs_sampler(&rctx->ctx, rstates[i], i);
674 }
675 }
676
677 static void r600_set_clip_state(struct pipe_context *ctx,
678 const struct pipe_clip_state *state)
679 {
680 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
681 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
682
683 if (rstate == NULL)
684 return;
685
686 rctx->clip = *state;
687 rstate->id = R600_PIPE_STATE_CLIP;
688 for (int i = 0; i < state->nr; i++) {
689 r600_pipe_state_add_reg(rstate,
690 R_028E20_PA_CL_UCP0_X + i * 4,
691 fui(state->ucp[i][0]), 0xFFFFFFFF, NULL);
692 r600_pipe_state_add_reg(rstate,
693 R_028E24_PA_CL_UCP0_Y + i * 4,
694 fui(state->ucp[i][1]) , 0xFFFFFFFF, NULL);
695 r600_pipe_state_add_reg(rstate,
696 R_028E28_PA_CL_UCP0_Z + i * 4,
697 fui(state->ucp[i][2]), 0xFFFFFFFF, NULL);
698 r600_pipe_state_add_reg(rstate,
699 R_028E2C_PA_CL_UCP0_W + i * 4,
700 fui(state->ucp[i][3]), 0xFFFFFFFF, NULL);
701 }
702 r600_pipe_state_add_reg(rstate, R_028810_PA_CL_CLIP_CNTL,
703 S_028810_PS_UCP_MODE(3) | ((1 << state->nr) - 1) |
704 S_028810_ZCLIP_NEAR_DISABLE(state->depth_clamp) |
705 S_028810_ZCLIP_FAR_DISABLE(state->depth_clamp), 0xFFFFFFFF, NULL);
706
707 free(rctx->states[R600_PIPE_STATE_CLIP]);
708 rctx->states[R600_PIPE_STATE_CLIP] = rstate;
709 r600_context_pipe_state_set(&rctx->ctx, rstate);
710 }
711
712 static void r600_bind_vertex_elements(struct pipe_context *ctx, void *state)
713 {
714 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
715 struct r600_vertex_element *v = (struct r600_vertex_element*)state;
716
717 rctx->vertex_elements = v;
718 if (v) {
719 // rctx->vs_rebuild = TRUE;
720 }
721 }
722
723 static void r600_set_polygon_stipple(struct pipe_context *ctx,
724 const struct pipe_poly_stipple *state)
725 {
726 }
727
728 static void r600_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
729 {
730 }
731
732 static void r600_set_scissor_state(struct pipe_context *ctx,
733 const struct pipe_scissor_state *state)
734 {
735 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
736 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
737 u32 tl, br;
738
739 if (rstate == NULL)
740 return;
741
742 rstate->id = R600_PIPE_STATE_SCISSOR;
743 tl = S_028240_TL_X(state->minx) | S_028240_TL_Y(state->miny) | S_028240_WINDOW_OFFSET_DISABLE(1);
744 br = S_028244_BR_X(state->maxx) | S_028244_BR_Y(state->maxy);
745 r600_pipe_state_add_reg(rstate,
746 R_028210_PA_SC_CLIPRECT_0_TL, tl,
747 0xFFFFFFFF, NULL);
748 r600_pipe_state_add_reg(rstate,
749 R_028214_PA_SC_CLIPRECT_0_BR, br,
750 0xFFFFFFFF, NULL);
751 r600_pipe_state_add_reg(rstate,
752 R_028218_PA_SC_CLIPRECT_1_TL, tl,
753 0xFFFFFFFF, NULL);
754 r600_pipe_state_add_reg(rstate,
755 R_02821C_PA_SC_CLIPRECT_1_BR, br,
756 0xFFFFFFFF, NULL);
757 r600_pipe_state_add_reg(rstate,
758 R_028220_PA_SC_CLIPRECT_2_TL, tl,
759 0xFFFFFFFF, NULL);
760 r600_pipe_state_add_reg(rstate,
761 R_028224_PA_SC_CLIPRECT_2_BR, br,
762 0xFFFFFFFF, NULL);
763 r600_pipe_state_add_reg(rstate,
764 R_028228_PA_SC_CLIPRECT_3_TL, tl,
765 0xFFFFFFFF, NULL);
766 r600_pipe_state_add_reg(rstate,
767 R_02822C_PA_SC_CLIPRECT_3_BR, br,
768 0xFFFFFFFF, NULL);
769
770 free(rctx->states[R600_PIPE_STATE_SCISSOR]);
771 rctx->states[R600_PIPE_STATE_SCISSOR] = rstate;
772 r600_context_pipe_state_set(&rctx->ctx, rstate);
773 }
774
775 static void r600_set_stencil_ref(struct pipe_context *ctx,
776 const struct pipe_stencil_ref *state)
777 {
778 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
779 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
780 u32 tmp;
781
782 if (rstate == NULL)
783 return;
784
785 rctx->stencil_ref = *state;
786 rstate->id = R600_PIPE_STATE_STENCIL_REF;
787 tmp = S_028430_STENCILREF(state->ref_value[0]);
788 r600_pipe_state_add_reg(rstate,
789 R_028430_DB_STENCILREFMASK, tmp,
790 ~C_028430_STENCILREF, NULL);
791 tmp = S_028434_STENCILREF_BF(state->ref_value[1]);
792 r600_pipe_state_add_reg(rstate,
793 R_028434_DB_STENCILREFMASK_BF, tmp,
794 ~C_028434_STENCILREF_BF, NULL);
795
796 free(rctx->states[R600_PIPE_STATE_STENCIL_REF]);
797 rctx->states[R600_PIPE_STATE_STENCIL_REF] = rstate;
798 r600_context_pipe_state_set(&rctx->ctx, rstate);
799 }
800
801 static void r600_set_viewport_state(struct pipe_context *ctx,
802 const struct pipe_viewport_state *state)
803 {
804 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
805 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
806
807 if (rstate == NULL)
808 return;
809
810 rctx->viewport = *state;
811 rstate->id = R600_PIPE_STATE_VIEWPORT;
812 r600_pipe_state_add_reg(rstate, R_0282D0_PA_SC_VPORT_ZMIN_0, 0x00000000, 0xFFFFFFFF, NULL);
813 r600_pipe_state_add_reg(rstate, R_0282D4_PA_SC_VPORT_ZMAX_0, 0x3F800000, 0xFFFFFFFF, NULL);
814 r600_pipe_state_add_reg(rstate, R_02843C_PA_CL_VPORT_XSCALE_0, fui(state->scale[0]), 0xFFFFFFFF, NULL);
815 r600_pipe_state_add_reg(rstate, R_028444_PA_CL_VPORT_YSCALE_0, fui(state->scale[1]), 0xFFFFFFFF, NULL);
816 r600_pipe_state_add_reg(rstate, R_02844C_PA_CL_VPORT_ZSCALE_0, fui(state->scale[2]), 0xFFFFFFFF, NULL);
817 r600_pipe_state_add_reg(rstate, R_028440_PA_CL_VPORT_XOFFSET_0, fui(state->translate[0]), 0xFFFFFFFF, NULL);
818 r600_pipe_state_add_reg(rstate, R_028448_PA_CL_VPORT_YOFFSET_0, fui(state->translate[1]), 0xFFFFFFFF, NULL);
819 r600_pipe_state_add_reg(rstate, R_028450_PA_CL_VPORT_ZOFFSET_0, fui(state->translate[2]), 0xFFFFFFFF, NULL);
820 r600_pipe_state_add_reg(rstate, R_028818_PA_CL_VTE_CNTL, 0x0000043F, 0xFFFFFFFF, NULL);
821
822 free(rctx->states[R600_PIPE_STATE_VIEWPORT]);
823 rctx->states[R600_PIPE_STATE_VIEWPORT] = rstate;
824 r600_context_pipe_state_set(&rctx->ctx, rstate);
825 }
826
827 static void r600_cb(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
828 const struct pipe_framebuffer_state *state, int cb)
829 {
830 struct r600_resource_texture *rtex;
831 struct r600_resource *rbuffer;
832 struct r600_surface *surf;
833 unsigned level = state->cbufs[cb]->level;
834 unsigned pitch, slice;
835 unsigned color_info;
836 unsigned format, swap, ntype;
837 const struct util_format_description *desc;
838 struct r600_bo *bo[3];
839
840 surf = (struct r600_surface *)state->cbufs[cb];
841 rtex = (struct r600_resource_texture*)state->cbufs[cb]->texture;
842 rbuffer = &rtex->resource;
843 bo[0] = rbuffer->bo;
844 bo[1] = rbuffer->bo;
845 bo[2] = rbuffer->bo;
846
847 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
848 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
849 ntype = 0;
850 desc = util_format_description(rtex->resource.base.b.format);
851 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB)
852 ntype = V_0280A0_NUMBER_SRGB;
853
854 format = r600_translate_colorformat(rtex->resource.base.b.format);
855 swap = r600_translate_colorswap(rtex->resource.base.b.format);
856 color_info = S_0280A0_FORMAT(format) |
857 S_0280A0_COMP_SWAP(swap) |
858 S_0280A0_ARRAY_MODE(rtex->array_mode[level]) |
859 S_0280A0_BLEND_CLAMP(1) |
860 S_0280A0_NUMBER_TYPE(ntype);
861 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS)
862 color_info |= S_0280A0_SOURCE_FORMAT(1);
863
864 r600_pipe_state_add_reg(rstate,
865 R_028040_CB_COLOR0_BASE + cb * 4,
866 (state->cbufs[cb]->offset + r600_bo_offset(bo[0])) >> 8, 0xFFFFFFFF, bo[0]);
867 r600_pipe_state_add_reg(rstate,
868 R_0280A0_CB_COLOR0_INFO + cb * 4,
869 color_info, 0xFFFFFFFF, bo[0]);
870 r600_pipe_state_add_reg(rstate,
871 R_028060_CB_COLOR0_SIZE + cb * 4,
872 S_028060_PITCH_TILE_MAX(pitch) |
873 S_028060_SLICE_TILE_MAX(slice),
874 0xFFFFFFFF, NULL);
875 r600_pipe_state_add_reg(rstate,
876 R_028080_CB_COLOR0_VIEW + cb * 4,
877 0x00000000, 0xFFFFFFFF, NULL);
878 r600_pipe_state_add_reg(rstate,
879 R_0280E0_CB_COLOR0_FRAG + cb * 4,
880 r600_bo_offset(bo[1]) >> 8, 0xFFFFFFFF, bo[1]);
881 r600_pipe_state_add_reg(rstate,
882 R_0280C0_CB_COLOR0_TILE + cb * 4,
883 r600_bo_offset(bo[2]) >> 8, 0xFFFFFFFF, bo[2]);
884 r600_pipe_state_add_reg(rstate,
885 R_028100_CB_COLOR0_MASK + cb * 4,
886 0x00000000, 0xFFFFFFFF, NULL);
887 }
888
889 static void r600_db(struct r600_pipe_context *rctx, struct r600_pipe_state *rstate,
890 const struct pipe_framebuffer_state *state)
891 {
892 struct r600_resource_texture *rtex;
893 struct r600_resource *rbuffer;
894 struct r600_surface *surf;
895 unsigned level;
896 unsigned pitch, slice, format;
897
898 if (state->zsbuf == NULL)
899 return;
900
901 level = state->zsbuf->level;
902
903 surf = (struct r600_surface *)state->zsbuf;
904 rtex = (struct r600_resource_texture*)state->zsbuf->texture;
905 rtex->tiled = 1;
906 rtex->array_mode[level] = 2;
907 rtex->tile_type = 1;
908 rtex->depth = 1;
909 rbuffer = &rtex->resource;
910
911 pitch = rtex->pitch_in_pixels[level] / 8 - 1;
912 slice = rtex->pitch_in_pixels[level] * surf->aligned_height / 64 - 1;
913 format = r600_translate_dbformat(state->zsbuf->texture->format);
914
915 r600_pipe_state_add_reg(rstate, R_02800C_DB_DEPTH_BASE,
916 (state->zsbuf->offset + r600_bo_offset(rbuffer->bo)) >> 8, 0xFFFFFFFF, rbuffer->bo);
917 r600_pipe_state_add_reg(rstate, R_028000_DB_DEPTH_SIZE,
918 S_028000_PITCH_TILE_MAX(pitch) | S_028000_SLICE_TILE_MAX(slice),
919 0xFFFFFFFF, NULL);
920 r600_pipe_state_add_reg(rstate, R_028004_DB_DEPTH_VIEW, 0x00000000, 0xFFFFFFFF, NULL);
921 r600_pipe_state_add_reg(rstate, R_028010_DB_DEPTH_INFO,
922 S_028010_ARRAY_MODE(rtex->array_mode[level]) | S_028010_FORMAT(format),
923 0xFFFFFFFF, rbuffer->bo);
924 r600_pipe_state_add_reg(rstate, R_028D34_DB_PREFETCH_LIMIT,
925 (surf->aligned_height / 8) - 1, 0xFFFFFFFF, NULL);
926 }
927
928 static void r600_set_framebuffer_state(struct pipe_context *ctx,
929 const struct pipe_framebuffer_state *state)
930 {
931 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
932 struct r600_pipe_state *rstate = CALLOC_STRUCT(r600_pipe_state);
933 u32 shader_mask, tl, br, shader_control, target_mask;
934
935 if (rstate == NULL)
936 return;
937
938 /* unreference old buffer and reference new one */
939 rstate->id = R600_PIPE_STATE_FRAMEBUFFER;
940
941 util_copy_framebuffer_state(&rctx->framebuffer, state);
942
943 rctx->pframebuffer = &rctx->framebuffer;
944
945 /* build states */
946 for (int i = 0; i < state->nr_cbufs; i++) {
947 r600_cb(rctx, rstate, state, i);
948 }
949 if (state->zsbuf) {
950 r600_db(rctx, rstate, state);
951 }
952
953 target_mask = 0x00000000;
954 target_mask = 0xFFFFFFFF;
955 shader_mask = 0;
956 shader_control = 0;
957 for (int i = 0; i < state->nr_cbufs; i++) {
958 target_mask ^= 0xf << (i * 4);
959 shader_mask |= 0xf << (i * 4);
960 shader_control |= 1 << i;
961 }
962 tl = S_028240_TL_X(0) | S_028240_TL_Y(0) | S_028240_WINDOW_OFFSET_DISABLE(1);
963 br = S_028244_BR_X(state->width) | S_028244_BR_Y(state->height);
964
965 r600_pipe_state_add_reg(rstate,
966 R_028030_PA_SC_SCREEN_SCISSOR_TL, tl,
967 0xFFFFFFFF, NULL);
968 r600_pipe_state_add_reg(rstate,
969 R_028034_PA_SC_SCREEN_SCISSOR_BR, br,
970 0xFFFFFFFF, NULL);
971 r600_pipe_state_add_reg(rstate,
972 R_028204_PA_SC_WINDOW_SCISSOR_TL, tl,
973 0xFFFFFFFF, NULL);
974 r600_pipe_state_add_reg(rstate,
975 R_028208_PA_SC_WINDOW_SCISSOR_BR, br,
976 0xFFFFFFFF, NULL);
977 r600_pipe_state_add_reg(rstate,
978 R_028240_PA_SC_GENERIC_SCISSOR_TL, tl,
979 0xFFFFFFFF, NULL);
980 r600_pipe_state_add_reg(rstate,
981 R_028244_PA_SC_GENERIC_SCISSOR_BR, br,
982 0xFFFFFFFF, NULL);
983 r600_pipe_state_add_reg(rstate,
984 R_028250_PA_SC_VPORT_SCISSOR_0_TL, tl,
985 0xFFFFFFFF, NULL);
986 r600_pipe_state_add_reg(rstate,
987 R_028254_PA_SC_VPORT_SCISSOR_0_BR, br,
988 0xFFFFFFFF, NULL);
989 r600_pipe_state_add_reg(rstate,
990 R_028200_PA_SC_WINDOW_OFFSET, 0x00000000,
991 0xFFFFFFFF, NULL);
992 if (rctx->family >= CHIP_RV770) {
993 r600_pipe_state_add_reg(rstate,
994 R_028230_PA_SC_EDGERULE, 0xAAAAAAAA,
995 0xFFFFFFFF, NULL);
996 }
997
998 r600_pipe_state_add_reg(rstate, R_0287A0_CB_SHADER_CONTROL,
999 shader_control, 0xFFFFFFFF, NULL);
1000 r600_pipe_state_add_reg(rstate, R_028238_CB_TARGET_MASK,
1001 0x00000000, target_mask, NULL);
1002 r600_pipe_state_add_reg(rstate, R_02823C_CB_SHADER_MASK,
1003 shader_mask, 0xFFFFFFFF, NULL);
1004 r600_pipe_state_add_reg(rstate, R_028C04_PA_SC_AA_CONFIG,
1005 0x00000000, 0xFFFFFFFF, NULL);
1006 r600_pipe_state_add_reg(rstate, R_028C1C_PA_SC_AA_SAMPLE_LOCS_MCTX,
1007 0x00000000, 0xFFFFFFFF, NULL);
1008 r600_pipe_state_add_reg(rstate, R_028C20_PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX,
1009 0x00000000, 0xFFFFFFFF, NULL);
1010 r600_pipe_state_add_reg(rstate, R_028C30_CB_CLRCMP_CONTROL,
1011 0x01000000, 0xFFFFFFFF, NULL);
1012 r600_pipe_state_add_reg(rstate, R_028C34_CB_CLRCMP_SRC,
1013 0x00000000, 0xFFFFFFFF, NULL);
1014 r600_pipe_state_add_reg(rstate, R_028C38_CB_CLRCMP_DST,
1015 0x000000FF, 0xFFFFFFFF, NULL);
1016 r600_pipe_state_add_reg(rstate, R_028C3C_CB_CLRCMP_MSK,
1017 0xFFFFFFFF, 0xFFFFFFFF, NULL);
1018 r600_pipe_state_add_reg(rstate, R_028C48_PA_SC_AA_MASK,
1019 0xFFFFFFFF, 0xFFFFFFFF, NULL);
1020
1021 free(rctx->states[R600_PIPE_STATE_FRAMEBUFFER]);
1022 rctx->states[R600_PIPE_STATE_FRAMEBUFFER] = rstate;
1023 r600_context_pipe_state_set(&rctx->ctx, rstate);
1024 }
1025
1026 static void r600_set_constant_buffer(struct pipe_context *ctx, uint shader, uint index,
1027 struct pipe_resource *buffer)
1028 {
1029 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1030 struct r600_resource *rbuffer = (struct r600_resource*)buffer;
1031
1032 switch (shader) {
1033 case PIPE_SHADER_VERTEX:
1034 rctx->vs_const_buffer.nregs = 0;
1035 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
1036 R_028180_ALU_CONST_BUFFER_SIZE_VS_0,
1037 ALIGN_DIVUP(buffer->width0 >> 4, 16),
1038 0xFFFFFFFF, NULL);
1039 r600_pipe_state_add_reg(&rctx->vs_const_buffer,
1040 R_028980_ALU_CONST_CACHE_VS_0,
1041 r600_bo_offset(rbuffer->bo) >> 8, 0xFFFFFFFF, rbuffer->bo);
1042 r600_context_pipe_state_set(&rctx->ctx, &rctx->vs_const_buffer);
1043 break;
1044 case PIPE_SHADER_FRAGMENT:
1045 rctx->ps_const_buffer.nregs = 0;
1046 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
1047 R_028140_ALU_CONST_BUFFER_SIZE_PS_0,
1048 ALIGN_DIVUP(buffer->width0 >> 4, 16),
1049 0xFFFFFFFF, NULL);
1050 r600_pipe_state_add_reg(&rctx->ps_const_buffer,
1051 R_028940_ALU_CONST_CACHE_PS_0,
1052 r600_bo_offset(rbuffer->bo) >> 8, 0xFFFFFFFF, rbuffer->bo);
1053 r600_context_pipe_state_set(&rctx->ctx, &rctx->ps_const_buffer);
1054 break;
1055 default:
1056 R600_ERR("unsupported %d\n", shader);
1057 return;
1058 }
1059 }
1060
1061 static void *r600_create_shader_state(struct pipe_context *ctx,
1062 const struct pipe_shader_state *state)
1063 {
1064 struct r600_pipe_shader *shader = CALLOC_STRUCT(r600_pipe_shader);
1065 int r;
1066
1067 r = r600_pipe_shader_create(ctx, shader, state->tokens);
1068 if (r) {
1069 return NULL;
1070 }
1071 return shader;
1072 }
1073
1074 static void r600_bind_ps_shader(struct pipe_context *ctx, void *state)
1075 {
1076 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1077
1078 /* TODO delete old shader */
1079 rctx->ps_shader = (struct r600_pipe_shader *)state;
1080 }
1081
1082 static void r600_bind_vs_shader(struct pipe_context *ctx, void *state)
1083 {
1084 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1085
1086 /* TODO delete old shader */
1087 rctx->vs_shader = (struct r600_pipe_shader *)state;
1088 }
1089
1090 static void r600_delete_ps_shader(struct pipe_context *ctx, void *state)
1091 {
1092 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1093 struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state;
1094
1095 if (rctx->ps_shader == shader) {
1096 rctx->ps_shader = NULL;
1097 }
1098
1099 r600_pipe_shader_destroy(ctx, shader);
1100 free(shader);
1101 }
1102
1103 static void r600_delete_vs_shader(struct pipe_context *ctx, void *state)
1104 {
1105 struct r600_pipe_context *rctx = (struct r600_pipe_context *)ctx;
1106 struct r600_pipe_shader *shader = (struct r600_pipe_shader *)state;
1107
1108 if (rctx->vs_shader == shader) {
1109 rctx->vs_shader = NULL;
1110 }
1111
1112 r600_pipe_shader_destroy(ctx, shader);
1113 free(shader);
1114 }
1115
1116 void r600_init_state_functions(struct r600_pipe_context *rctx)
1117 {
1118 rctx->context.create_blend_state = r600_create_blend_state;
1119 rctx->context.create_depth_stencil_alpha_state = r600_create_dsa_state;
1120 rctx->context.create_fs_state = r600_create_shader_state;
1121 rctx->context.create_rasterizer_state = r600_create_rs_state;
1122 rctx->context.create_sampler_state = r600_create_sampler_state;
1123 rctx->context.create_sampler_view = r600_create_sampler_view;
1124 rctx->context.create_vertex_elements_state = r600_create_vertex_elements;
1125 rctx->context.create_vs_state = r600_create_shader_state;
1126 rctx->context.bind_blend_state = r600_bind_blend_state;
1127 rctx->context.bind_depth_stencil_alpha_state = r600_bind_state;
1128 rctx->context.bind_fragment_sampler_states = r600_bind_ps_sampler;
1129 rctx->context.bind_fs_state = r600_bind_ps_shader;
1130 rctx->context.bind_rasterizer_state = r600_bind_rs_state;
1131 rctx->context.bind_vertex_elements_state = r600_bind_vertex_elements;
1132 rctx->context.bind_vertex_sampler_states = r600_bind_vs_sampler;
1133 rctx->context.bind_vs_state = r600_bind_vs_shader;
1134 rctx->context.delete_blend_state = r600_delete_state;
1135 rctx->context.delete_depth_stencil_alpha_state = r600_delete_state;
1136 rctx->context.delete_fs_state = r600_delete_ps_shader;
1137 rctx->context.delete_rasterizer_state = r600_delete_rs_state;
1138 rctx->context.delete_sampler_state = r600_delete_state;
1139 rctx->context.delete_vertex_elements_state = r600_delete_vertex_element;
1140 rctx->context.delete_vs_state = r600_delete_vs_shader;
1141 rctx->context.set_blend_color = r600_set_blend_color;
1142 rctx->context.set_clip_state = r600_set_clip_state;
1143 rctx->context.set_constant_buffer = r600_set_constant_buffer;
1144 rctx->context.set_fragment_sampler_views = r600_set_ps_sampler_view;
1145 rctx->context.set_framebuffer_state = r600_set_framebuffer_state;
1146 rctx->context.set_polygon_stipple = r600_set_polygon_stipple;
1147 rctx->context.set_sample_mask = r600_set_sample_mask;
1148 rctx->context.set_scissor_state = r600_set_scissor_state;
1149 rctx->context.set_stencil_ref = r600_set_stencil_ref;
1150 rctx->context.set_vertex_buffers = r600_set_vertex_buffers;
1151 rctx->context.set_index_buffer = r600_set_index_buffer;
1152 rctx->context.set_vertex_sampler_views = r600_set_vs_sampler_view;
1153 rctx->context.set_viewport_state = r600_set_viewport_state;
1154 rctx->context.sampler_view_destroy = r600_sampler_view_destroy;
1155 }
1156
1157 void r600_init_config(struct r600_pipe_context *rctx)
1158 {
1159 int ps_prio;
1160 int vs_prio;
1161 int gs_prio;
1162 int es_prio;
1163 int num_ps_gprs;
1164 int num_vs_gprs;
1165 int num_gs_gprs;
1166 int num_es_gprs;
1167 int num_temp_gprs;
1168 int num_ps_threads;
1169 int num_vs_threads;
1170 int num_gs_threads;
1171 int num_es_threads;
1172 int num_ps_stack_entries;
1173 int num_vs_stack_entries;
1174 int num_gs_stack_entries;
1175 int num_es_stack_entries;
1176 enum radeon_family family;
1177 struct r600_pipe_state *rstate = &rctx->config;
1178 u32 tmp;
1179
1180 family = r600_get_family(rctx->radeon);
1181 ps_prio = 0;
1182 vs_prio = 1;
1183 gs_prio = 2;
1184 es_prio = 3;
1185 switch (family) {
1186 case CHIP_R600:
1187 num_ps_gprs = 192;
1188 num_vs_gprs = 56;
1189 num_temp_gprs = 4;
1190 num_gs_gprs = 0;
1191 num_es_gprs = 0;
1192 num_ps_threads = 136;
1193 num_vs_threads = 48;
1194 num_gs_threads = 4;
1195 num_es_threads = 4;
1196 num_ps_stack_entries = 128;
1197 num_vs_stack_entries = 128;
1198 num_gs_stack_entries = 0;
1199 num_es_stack_entries = 0;
1200 break;
1201 case CHIP_RV630:
1202 case CHIP_RV635:
1203 num_ps_gprs = 84;
1204 num_vs_gprs = 36;
1205 num_temp_gprs = 4;
1206 num_gs_gprs = 0;
1207 num_es_gprs = 0;
1208 num_ps_threads = 144;
1209 num_vs_threads = 40;
1210 num_gs_threads = 4;
1211 num_es_threads = 4;
1212 num_ps_stack_entries = 40;
1213 num_vs_stack_entries = 40;
1214 num_gs_stack_entries = 32;
1215 num_es_stack_entries = 16;
1216 break;
1217 case CHIP_RV610:
1218 case CHIP_RV620:
1219 case CHIP_RS780:
1220 case CHIP_RS880:
1221 default:
1222 num_ps_gprs = 84;
1223 num_vs_gprs = 36;
1224 num_temp_gprs = 4;
1225 num_gs_gprs = 0;
1226 num_es_gprs = 0;
1227 num_ps_threads = 136;
1228 num_vs_threads = 48;
1229 num_gs_threads = 4;
1230 num_es_threads = 4;
1231 num_ps_stack_entries = 40;
1232 num_vs_stack_entries = 40;
1233 num_gs_stack_entries = 32;
1234 num_es_stack_entries = 16;
1235 break;
1236 case CHIP_RV670:
1237 num_ps_gprs = 144;
1238 num_vs_gprs = 40;
1239 num_temp_gprs = 4;
1240 num_gs_gprs = 0;
1241 num_es_gprs = 0;
1242 num_ps_threads = 136;
1243 num_vs_threads = 48;
1244 num_gs_threads = 4;
1245 num_es_threads = 4;
1246 num_ps_stack_entries = 40;
1247 num_vs_stack_entries = 40;
1248 num_gs_stack_entries = 32;
1249 num_es_stack_entries = 16;
1250 break;
1251 case CHIP_RV770:
1252 num_ps_gprs = 192;
1253 num_vs_gprs = 56;
1254 num_temp_gprs = 4;
1255 num_gs_gprs = 0;
1256 num_es_gprs = 0;
1257 num_ps_threads = 188;
1258 num_vs_threads = 60;
1259 num_gs_threads = 0;
1260 num_es_threads = 0;
1261 num_ps_stack_entries = 256;
1262 num_vs_stack_entries = 256;
1263 num_gs_stack_entries = 0;
1264 num_es_stack_entries = 0;
1265 break;
1266 case CHIP_RV730:
1267 case CHIP_RV740:
1268 num_ps_gprs = 84;
1269 num_vs_gprs = 36;
1270 num_temp_gprs = 4;
1271 num_gs_gprs = 0;
1272 num_es_gprs = 0;
1273 num_ps_threads = 188;
1274 num_vs_threads = 60;
1275 num_gs_threads = 0;
1276 num_es_threads = 0;
1277 num_ps_stack_entries = 128;
1278 num_vs_stack_entries = 128;
1279 num_gs_stack_entries = 0;
1280 num_es_stack_entries = 0;
1281 break;
1282 case CHIP_RV710:
1283 num_ps_gprs = 192;
1284 num_vs_gprs = 56;
1285 num_temp_gprs = 4;
1286 num_gs_gprs = 0;
1287 num_es_gprs = 0;
1288 num_ps_threads = 144;
1289 num_vs_threads = 48;
1290 num_gs_threads = 0;
1291 num_es_threads = 0;
1292 num_ps_stack_entries = 128;
1293 num_vs_stack_entries = 128;
1294 num_gs_stack_entries = 0;
1295 num_es_stack_entries = 0;
1296 break;
1297 }
1298
1299 rstate->id = R600_PIPE_STATE_CONFIG;
1300
1301 /* SQ_CONFIG */
1302 tmp = 0;
1303 switch (family) {
1304 case CHIP_RV610:
1305 case CHIP_RV620:
1306 case CHIP_RS780:
1307 case CHIP_RS880:
1308 case CHIP_RV710:
1309 break;
1310 default:
1311 tmp |= S_008C00_VC_ENABLE(1);
1312 break;
1313 }
1314 tmp |= S_008C00_DX9_CONSTS(0);
1315 tmp |= S_008C00_ALU_INST_PREFER_VECTOR(1);
1316 tmp |= S_008C00_PS_PRIO(ps_prio);
1317 tmp |= S_008C00_VS_PRIO(vs_prio);
1318 tmp |= S_008C00_GS_PRIO(gs_prio);
1319 tmp |= S_008C00_ES_PRIO(es_prio);
1320 r600_pipe_state_add_reg(rstate, R_008C00_SQ_CONFIG, tmp, 0xFFFFFFFF, NULL);
1321
1322 /* SQ_GPR_RESOURCE_MGMT_1 */
1323 tmp = 0;
1324 tmp |= S_008C04_NUM_PS_GPRS(num_ps_gprs);
1325 tmp |= S_008C04_NUM_VS_GPRS(num_vs_gprs);
1326 tmp |= S_008C04_NUM_CLAUSE_TEMP_GPRS(num_temp_gprs);
1327 r600_pipe_state_add_reg(rstate, R_008C04_SQ_GPR_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1328
1329 /* SQ_GPR_RESOURCE_MGMT_2 */
1330 tmp = 0;
1331 tmp |= S_008C08_NUM_GS_GPRS(num_gs_gprs);
1332 tmp |= S_008C08_NUM_GS_GPRS(num_es_gprs);
1333 r600_pipe_state_add_reg(rstate, R_008C08_SQ_GPR_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1334
1335 /* SQ_THREAD_RESOURCE_MGMT */
1336 tmp = 0;
1337 tmp |= S_008C0C_NUM_PS_THREADS(num_ps_threads);
1338 tmp |= S_008C0C_NUM_VS_THREADS(num_vs_threads);
1339 tmp |= S_008C0C_NUM_GS_THREADS(num_gs_threads);
1340 tmp |= S_008C0C_NUM_ES_THREADS(num_es_threads);
1341 r600_pipe_state_add_reg(rstate, R_008C0C_SQ_THREAD_RESOURCE_MGMT, tmp, 0xFFFFFFFF, NULL);
1342
1343 /* SQ_STACK_RESOURCE_MGMT_1 */
1344 tmp = 0;
1345 tmp |= S_008C10_NUM_PS_STACK_ENTRIES(num_ps_stack_entries);
1346 tmp |= S_008C10_NUM_VS_STACK_ENTRIES(num_vs_stack_entries);
1347 r600_pipe_state_add_reg(rstate, R_008C10_SQ_STACK_RESOURCE_MGMT_1, tmp, 0xFFFFFFFF, NULL);
1348
1349 /* SQ_STACK_RESOURCE_MGMT_2 */
1350 tmp = 0;
1351 tmp |= S_008C14_NUM_GS_STACK_ENTRIES(num_gs_stack_entries);
1352 tmp |= S_008C14_NUM_ES_STACK_ENTRIES(num_es_stack_entries);
1353 r600_pipe_state_add_reg(rstate, R_008C14_SQ_STACK_RESOURCE_MGMT_2, tmp, 0xFFFFFFFF, NULL);
1354
1355 r600_pipe_state_add_reg(rstate, R_009714_VC_ENHANCE, 0x00000000, 0xFFFFFFFF, NULL);
1356 r600_pipe_state_add_reg(rstate, R_028350_SX_MISC, 0x00000000, 0xFFFFFFFF, NULL);
1357
1358 if (family >= CHIP_RV770) {
1359 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00004000, 0xFFFFFFFF, NULL);
1360 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000002, 0xFFFFFFFF, NULL);
1361 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x00000000, 0xFFFFFFFF, NULL);
1362 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x00420204, 0xFFFFFFFF, NULL);
1363 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000000, 0xFFFFFFFF, NULL);
1364 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00514002, 0xFFFFFFFF, NULL);
1365 } else {
1366 r600_pipe_state_add_reg(rstate, R_008D8C_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, 0x00000000, 0xFFFFFFFF, NULL);
1367 r600_pipe_state_add_reg(rstate, R_009508_TA_CNTL_AUX, 0x07000003, 0xFFFFFFFF, NULL);
1368 r600_pipe_state_add_reg(rstate, R_009830_DB_DEBUG, 0x82000000, 0xFFFFFFFF, NULL);
1369 r600_pipe_state_add_reg(rstate, R_009838_DB_WATERMARKS, 0x01020204, 0xFFFFFFFF, NULL);
1370 r600_pipe_state_add_reg(rstate, R_0286C8_SPI_THREAD_GROUPING, 0x00000001, 0xFFFFFFFF, NULL);
1371 r600_pipe_state_add_reg(rstate, R_028A4C_PA_SC_MODE_CNTL, 0x00004012, 0xFFFFFFFF, NULL);
1372 }
1373 r600_pipe_state_add_reg(rstate, R_0288A8_SQ_ESGS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1374 r600_pipe_state_add_reg(rstate, R_0288AC_SQ_GSVS_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1375 r600_pipe_state_add_reg(rstate, R_0288B0_SQ_ESTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1376 r600_pipe_state_add_reg(rstate, R_0288B4_SQ_GSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1377 r600_pipe_state_add_reg(rstate, R_0288B8_SQ_VSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1378 r600_pipe_state_add_reg(rstate, R_0288BC_SQ_PSTMP_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1379 r600_pipe_state_add_reg(rstate, R_0288C0_SQ_FBUF_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1380 r600_pipe_state_add_reg(rstate, R_0288C4_SQ_REDUC_RING_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1381 r600_pipe_state_add_reg(rstate, R_0288C8_SQ_GS_VERT_ITEMSIZE, 0x00000000, 0xFFFFFFFF, NULL);
1382 r600_pipe_state_add_reg(rstate, R_028A10_VGT_OUTPUT_PATH_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1383 r600_pipe_state_add_reg(rstate, R_028A14_VGT_HOS_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1384 r600_pipe_state_add_reg(rstate, R_028A18_VGT_HOS_MAX_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1385 r600_pipe_state_add_reg(rstate, R_028A1C_VGT_HOS_MIN_TESS_LEVEL, 0x00000000, 0xFFFFFFFF, NULL);
1386 r600_pipe_state_add_reg(rstate, R_028A20_VGT_HOS_REUSE_DEPTH, 0x00000000, 0xFFFFFFFF, NULL);
1387 r600_pipe_state_add_reg(rstate, R_028A24_VGT_GROUP_PRIM_TYPE, 0x00000000, 0xFFFFFFFF, NULL);
1388 r600_pipe_state_add_reg(rstate, R_028A28_VGT_GROUP_FIRST_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1389 r600_pipe_state_add_reg(rstate, R_028A2C_VGT_GROUP_DECR, 0x00000000, 0xFFFFFFFF, NULL);
1390 r600_pipe_state_add_reg(rstate, R_028A30_VGT_GROUP_VECT_0_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1391 r600_pipe_state_add_reg(rstate, R_028A34_VGT_GROUP_VECT_1_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1392 r600_pipe_state_add_reg(rstate, R_028A38_VGT_GROUP_VECT_0_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1393 r600_pipe_state_add_reg(rstate, R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL, 0x00000000, 0xFFFFFFFF, NULL);
1394 r600_pipe_state_add_reg(rstate, R_028A40_VGT_GS_MODE, 0x00000000, 0xFFFFFFFF, NULL);
1395 r600_pipe_state_add_reg(rstate, R_028AB0_VGT_STRMOUT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1396 r600_pipe_state_add_reg(rstate, R_028AB4_VGT_REUSE_OFF, 0x00000001, 0xFFFFFFFF, NULL);
1397 r600_pipe_state_add_reg(rstate, R_028AB8_VGT_VTX_CNT_EN, 0x00000000, 0xFFFFFFFF, NULL);
1398 r600_pipe_state_add_reg(rstate, R_028B20_VGT_STRMOUT_BUFFER_EN, 0x00000000, 0xFFFFFFFF, NULL);
1399
1400 r600_pipe_state_add_reg(rstate, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX, 0x00000000, 0xFFFFFFFF, NULL);
1401 r600_pipe_state_add_reg(rstate, R_028A84_VGT_PRIMITIVEID_EN, 0x00000000, 0xFFFFFFFF, NULL);
1402 r600_pipe_state_add_reg(rstate, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, 0x00000000, 0xFFFFFFFF, NULL);
1403 r600_pipe_state_add_reg(rstate, R_028AA0_VGT_INSTANCE_STEP_RATE_0, 0x00000000, 0xFFFFFFFF, NULL);
1404 r600_pipe_state_add_reg(rstate, R_028AA4_VGT_INSTANCE_STEP_RATE_1, 0x00000000, 0xFFFFFFFF, NULL);
1405 r600_context_pipe_state_set(&rctx->ctx, rstate);
1406 }
1407
1408 void *r600_create_db_flush_dsa(struct r600_pipe_context *rctx)
1409 {
1410 struct pipe_depth_stencil_alpha_state dsa;
1411 struct r600_pipe_state *rstate;
1412 boolean quirk = false;
1413
1414 if (rctx->family == CHIP_RV610 || rctx->family == CHIP_RV630 ||
1415 rctx->family == CHIP_RV620 || rctx->family == CHIP_RV635)
1416 quirk = true;
1417
1418 memset(&dsa, 0, sizeof(dsa));
1419
1420 if (quirk) {
1421 dsa.depth.enabled = 1;
1422 dsa.depth.func = PIPE_FUNC_LEQUAL;
1423 dsa.stencil[0].enabled = 1;
1424 dsa.stencil[0].func = PIPE_FUNC_ALWAYS;
1425 dsa.stencil[0].zpass_op = PIPE_STENCIL_OP_KEEP;
1426 dsa.stencil[0].zfail_op = PIPE_STENCIL_OP_INCR;
1427 dsa.stencil[0].writemask = 0xff;
1428 }
1429
1430 rstate = rctx->context.create_depth_stencil_alpha_state(&rctx->context, &dsa);
1431 r600_pipe_state_add_reg(rstate,
1432 R_02880C_DB_SHADER_CONTROL,
1433 0x0,
1434 S_02880C_DUAL_EXPORT_ENABLE(1), NULL);
1435 r600_pipe_state_add_reg(rstate,
1436 R_028D0C_DB_RENDER_CONTROL,
1437 S_028D0C_DEPTH_COPY_ENABLE(1) |
1438 S_028D0C_STENCIL_COPY_ENABLE(1) |
1439 S_028D0C_COPY_CENTROID(1),
1440 S_028D0C_DEPTH_COPY_ENABLE(1) |
1441 S_028D0C_STENCIL_COPY_ENABLE(1) |
1442 S_028D0C_COPY_CENTROID(1), NULL);
1443 return rstate;
1444 }