projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
gallium: Remove every double semi-colon
[mesa.git] / src / gallium / drivers / r600 / r600_state_common.c
1 /*
2 * Copyright 2010 Red Hat Inc.
3 * 2010 Jerome Glisse
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * on the rights to use, copy, modify, merge, publish, distribute, sub
9 * license, and/or sell copies of the Software, and to permit persons to whom
10 * the Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
20 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
21 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
22 * USE OR OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie <airlied@redhat.com>
25 * Jerome Glisse <jglisse@redhat.com>
26 */
27 #include "r600_formats.h"
28 #include "r600_shader.h"
29 #include "r600d.h"
30
31 #include "util/u_format_s3tc.h"
32 #include "util/u_index_modify.h"
33 #include "util/u_memory.h"
34 #include "util/u_upload_mgr.h"
35 #include "util/u_math.h"
36 #include "tgsi/tgsi_parse.h"
37 #include "tgsi/tgsi_scan.h"
38 #include "tgsi/tgsi_ureg.h"
39
40 void r600_init_command_buffer(struct r600_command_buffer *cb, unsigned num_dw)
41 {
42 assert(!cb->buf);
43 cb->buf = CALLOC(1, 4 * num_dw);
44 cb->max_num_dw = num_dw;
45 }
46
47 void r600_release_command_buffer(struct r600_command_buffer *cb)
48 {
49 FREE(cb->buf);
50 }
51
52 void r600_add_atom(struct r600_context *rctx,
53 struct r600_atom *atom,
54 unsigned id)
55 {
56 assert(id < R600_NUM_ATOMS);
57 assert(rctx->atoms[id] == NULL);
58 rctx->atoms[id] = atom;
59 atom->id = id;
60 }
61
62 void r600_init_atom(struct r600_context *rctx,
63 struct r600_atom *atom,
64 unsigned id,
65 void (*emit)(struct r600_context *ctx, struct r600_atom *state),
66 unsigned num_dw)
67 {
68 atom->emit = (void*)emit;
69 atom->num_dw = num_dw;
70 r600_add_atom(rctx, atom, id);
71 }
72
73 void r600_emit_cso_state(struct r600_context *rctx, struct r600_atom *atom)
74 {
75 r600_emit_command_buffer(rctx->b.gfx.cs, ((struct r600_cso_state*)atom)->cb);
76 }
77
78 void r600_emit_alphatest_state(struct r600_context *rctx, struct r600_atom *atom)
79 {
80 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
81 struct r600_alphatest_state *a = (struct r600_alphatest_state*)atom;
82 unsigned alpha_ref = a->sx_alpha_ref;
83
84 if (rctx->b.chip_class >= EVERGREEN && a->cb0_export_16bpc) {
85 alpha_ref &= ~0x1FFF;
86 }
87
88 radeon_set_context_reg(cs, R_028410_SX_ALPHA_TEST_CONTROL,
89 a->sx_alpha_test_control |
90 S_028410_ALPHA_TEST_BYPASS(a->bypass));
91 radeon_set_context_reg(cs, R_028438_SX_ALPHA_REF, alpha_ref);
92 }
93
94 static void r600_texture_barrier(struct pipe_context *ctx)
95 {
96 struct r600_context *rctx = (struct r600_context *)ctx;
97
98 rctx->b.flags |= R600_CONTEXT_INV_TEX_CACHE |
99 R600_CONTEXT_FLUSH_AND_INV_CB |
100 R600_CONTEXT_FLUSH_AND_INV |
101 R600_CONTEXT_WAIT_3D_IDLE;
102 }
103
104 static unsigned r600_conv_pipe_prim(unsigned prim)
105 {
106 static const unsigned prim_conv[] = {
107 [PIPE_PRIM_POINTS] = V_008958_DI_PT_POINTLIST,
108 [PIPE_PRIM_LINES] = V_008958_DI_PT_LINELIST,
109 [PIPE_PRIM_LINE_LOOP] = V_008958_DI_PT_LINELOOP,
110 [PIPE_PRIM_LINE_STRIP] = V_008958_DI_PT_LINESTRIP,
111 [PIPE_PRIM_TRIANGLES] = V_008958_DI_PT_TRILIST,
112 [PIPE_PRIM_TRIANGLE_STRIP] = V_008958_DI_PT_TRISTRIP,
113 [PIPE_PRIM_TRIANGLE_FAN] = V_008958_DI_PT_TRIFAN,
114 [PIPE_PRIM_QUADS] = V_008958_DI_PT_QUADLIST,
115 [PIPE_PRIM_QUAD_STRIP] = V_008958_DI_PT_QUADSTRIP,
116 [PIPE_PRIM_POLYGON] = V_008958_DI_PT_POLYGON,
117 [PIPE_PRIM_LINES_ADJACENCY] = V_008958_DI_PT_LINELIST_ADJ,
118 [PIPE_PRIM_LINE_STRIP_ADJACENCY] = V_008958_DI_PT_LINESTRIP_ADJ,
119 [PIPE_PRIM_TRIANGLES_ADJACENCY] = V_008958_DI_PT_TRILIST_ADJ,
120 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY] = V_008958_DI_PT_TRISTRIP_ADJ,
121 [PIPE_PRIM_PATCHES] = V_008958_DI_PT_PATCH,
122 [R600_PRIM_RECTANGLE_LIST] = V_008958_DI_PT_RECTLIST
123 };
124 assert(prim < Elements(prim_conv));
125 return prim_conv[prim];
126 }
127
128 unsigned r600_conv_prim_to_gs_out(unsigned mode)
129 {
130 static const int prim_conv[] = {
131 [PIPE_PRIM_POINTS] = V_028A6C_OUTPRIM_TYPE_POINTLIST,
132 [PIPE_PRIM_LINES] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
133 [PIPE_PRIM_LINE_LOOP] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
134 [PIPE_PRIM_LINE_STRIP] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
135 [PIPE_PRIM_TRIANGLES] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
136 [PIPE_PRIM_TRIANGLE_STRIP] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
137 [PIPE_PRIM_TRIANGLE_FAN] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
138 [PIPE_PRIM_QUADS] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
139 [PIPE_PRIM_QUAD_STRIP] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
140 [PIPE_PRIM_POLYGON] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
141 [PIPE_PRIM_LINES_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
142 [PIPE_PRIM_LINE_STRIP_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_LINESTRIP,
143 [PIPE_PRIM_TRIANGLES_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
144 [PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY] = V_028A6C_OUTPRIM_TYPE_TRISTRIP,
145 [PIPE_PRIM_PATCHES] = V_028A6C_OUTPRIM_TYPE_POINTLIST,
146 [R600_PRIM_RECTANGLE_LIST] = V_028A6C_OUTPRIM_TYPE_TRISTRIP
147 };
148 assert(mode < Elements(prim_conv));
149
150 return prim_conv[mode];
151 }
152
153 /* common state between evergreen and r600 */
154
155 static void r600_bind_blend_state_internal(struct r600_context *rctx,
156 struct r600_blend_state *blend, bool blend_disable)
157 {
158 unsigned color_control;
159 bool update_cb = false;
160
161 rctx->alpha_to_one = blend->alpha_to_one;
162 rctx->dual_src_blend = blend->dual_src_blend;
163
164 if (!blend_disable) {
165 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, blend, &blend->buffer);
166 color_control = blend->cb_color_control;
167 } else {
168 /* Blending is disabled. */
169 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, blend, &blend->buffer_no_blend);
170 color_control = blend->cb_color_control_no_blend;
171 }
172
173 /* Update derived states. */
174 if (rctx->cb_misc_state.blend_colormask != blend->cb_target_mask) {
175 rctx->cb_misc_state.blend_colormask = blend->cb_target_mask;
176 update_cb = true;
177 }
178 if (rctx->b.chip_class <= R700 &&
179 rctx->cb_misc_state.cb_color_control != color_control) {
180 rctx->cb_misc_state.cb_color_control = color_control;
181 update_cb = true;
182 }
183 if (rctx->cb_misc_state.dual_src_blend != blend->dual_src_blend) {
184 rctx->cb_misc_state.dual_src_blend = blend->dual_src_blend;
185 update_cb = true;
186 }
187 if (update_cb) {
188 r600_mark_atom_dirty(rctx, &rctx->cb_misc_state.atom);
189 }
190 }
191
192 static void r600_bind_blend_state(struct pipe_context *ctx, void *state)
193 {
194 struct r600_context *rctx = (struct r600_context *)ctx;
195 struct r600_blend_state *blend = (struct r600_blend_state *)state;
196
197 if (!blend) {
198 r600_set_cso_state_with_cb(rctx, &rctx->blend_state, NULL, NULL);
199 return;
200 }
201
202 r600_bind_blend_state_internal(rctx, blend, rctx->force_blend_disable);
203 }
204
205 static void r600_set_blend_color(struct pipe_context *ctx,
206 const struct pipe_blend_color *state)
207 {
208 struct r600_context *rctx = (struct r600_context *)ctx;
209
210 rctx->blend_color.state = *state;
211 r600_mark_atom_dirty(rctx, &rctx->blend_color.atom);
212 }
213
214 void r600_emit_blend_color(struct r600_context *rctx, struct r600_atom *atom)
215 {
216 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
217 struct pipe_blend_color *state = &rctx->blend_color.state;
218
219 radeon_set_context_reg_seq(cs, R_028414_CB_BLEND_RED, 4);
220 radeon_emit(cs, fui(state->color[0])); /* R_028414_CB_BLEND_RED */
221 radeon_emit(cs, fui(state->color[1])); /* R_028418_CB_BLEND_GREEN */
222 radeon_emit(cs, fui(state->color[2])); /* R_02841C_CB_BLEND_BLUE */
223 radeon_emit(cs, fui(state->color[3])); /* R_028420_CB_BLEND_ALPHA */
224 }
225
226 void r600_emit_vgt_state(struct r600_context *rctx, struct r600_atom *atom)
227 {
228 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
229 struct r600_vgt_state *a = (struct r600_vgt_state *)atom;
230
231 radeon_set_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, a->vgt_multi_prim_ib_reset_en);
232 radeon_set_context_reg_seq(cs, R_028408_VGT_INDX_OFFSET, 2);
233 radeon_emit(cs, a->vgt_indx_offset); /* R_028408_VGT_INDX_OFFSET */
234 radeon_emit(cs, a->vgt_multi_prim_ib_reset_indx); /* R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX */
235 if (a->last_draw_was_indirect) {
236 a->last_draw_was_indirect = false;
237 radeon_set_ctl_const(cs, R_03CFF0_SQ_VTX_BASE_VTX_LOC, 0);
238 }
239 }
240
241 static void r600_set_clip_state(struct pipe_context *ctx,
242 const struct pipe_clip_state *state)
243 {
244 struct r600_context *rctx = (struct r600_context *)ctx;
245
246 rctx->clip_state.state = *state;
247 r600_mark_atom_dirty(rctx, &rctx->clip_state.atom);
248 rctx->driver_consts[PIPE_SHADER_VERTEX].vs_ucp_dirty = true;
249 }
250
251 static void r600_set_stencil_ref(struct pipe_context *ctx,
252 const struct r600_stencil_ref *state)
253 {
254 struct r600_context *rctx = (struct r600_context *)ctx;
255
256 rctx->stencil_ref.state = *state;
257 r600_mark_atom_dirty(rctx, &rctx->stencil_ref.atom);
258 }
259
260 void r600_emit_stencil_ref(struct r600_context *rctx, struct r600_atom *atom)
261 {
262 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
263 struct r600_stencil_ref_state *a = (struct r600_stencil_ref_state*)atom;
264
265 radeon_set_context_reg_seq(cs, R_028430_DB_STENCILREFMASK, 2);
266 radeon_emit(cs, /* R_028430_DB_STENCILREFMASK */
267 S_028430_STENCILREF(a->state.ref_value[0]) |
268 S_028430_STENCILMASK(a->state.valuemask[0]) |
269 S_028430_STENCILWRITEMASK(a->state.writemask[0]));
270 radeon_emit(cs, /* R_028434_DB_STENCILREFMASK_BF */
271 S_028434_STENCILREF_BF(a->state.ref_value[1]) |
272 S_028434_STENCILMASK_BF(a->state.valuemask[1]) |
273 S_028434_STENCILWRITEMASK_BF(a->state.writemask[1]));
274 }
275
276 static void r600_set_pipe_stencil_ref(struct pipe_context *ctx,
277 const struct pipe_stencil_ref *state)
278 {
279 struct r600_context *rctx = (struct r600_context *)ctx;
280 struct r600_dsa_state *dsa = (struct r600_dsa_state*)rctx->dsa_state.cso;
281 struct r600_stencil_ref ref;
282
283 rctx->stencil_ref.pipe_state = *state;
284
285 if (!dsa)
286 return;
287
288 ref.ref_value[0] = state->ref_value[0];
289 ref.ref_value[1] = state->ref_value[1];
290 ref.valuemask[0] = dsa->valuemask[0];
291 ref.valuemask[1] = dsa->valuemask[1];
292 ref.writemask[0] = dsa->writemask[0];
293 ref.writemask[1] = dsa->writemask[1];
294
295 r600_set_stencil_ref(ctx, &ref);
296 }
297
298 static void r600_bind_dsa_state(struct pipe_context *ctx, void *state)
299 {
300 struct r600_context *rctx = (struct r600_context *)ctx;
301 struct r600_dsa_state *dsa = state;
302 struct r600_stencil_ref ref;
303
304 if (!state) {
305 r600_set_cso_state_with_cb(rctx, &rctx->dsa_state, NULL, NULL);
306 return;
307 }
308
309 r600_set_cso_state_with_cb(rctx, &rctx->dsa_state, dsa, &dsa->buffer);
310
311 ref.ref_value[0] = rctx->stencil_ref.pipe_state.ref_value[0];
312 ref.ref_value[1] = rctx->stencil_ref.pipe_state.ref_value[1];
313 ref.valuemask[0] = dsa->valuemask[0];
314 ref.valuemask[1] = dsa->valuemask[1];
315 ref.writemask[0] = dsa->writemask[0];
316 ref.writemask[1] = dsa->writemask[1];
317 if (rctx->zwritemask != dsa->zwritemask) {
318 rctx->zwritemask = dsa->zwritemask;
319 if (rctx->b.chip_class >= EVERGREEN) {
320 /* work around some issue when not writing to zbuffer
321 * we are having lockup on evergreen so do not enable
322 * hyperz when not writing zbuffer
323 */
324 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
325 }
326 }
327
328 r600_set_stencil_ref(ctx, &ref);
329
330 /* Update alphatest state. */
331 if (rctx->alphatest_state.sx_alpha_test_control != dsa->sx_alpha_test_control ||
332 rctx->alphatest_state.sx_alpha_ref != dsa->alpha_ref) {
333 rctx->alphatest_state.sx_alpha_test_control = dsa->sx_alpha_test_control;
334 rctx->alphatest_state.sx_alpha_ref = dsa->alpha_ref;
335 r600_mark_atom_dirty(rctx, &rctx->alphatest_state.atom);
336 }
337 }
338
339 static void r600_bind_rs_state(struct pipe_context *ctx, void *state)
340 {
341 struct r600_rasterizer_state *rs = (struct r600_rasterizer_state *)state;
342 struct r600_context *rctx = (struct r600_context *)ctx;
343
344 if (!state)
345 return;
346
347 rctx->rasterizer = rs;
348
349 r600_set_cso_state_with_cb(rctx, &rctx->rasterizer_state, rs, &rs->buffer);
350
351 if (rs->offset_enable &&
352 (rs->offset_units != rctx->poly_offset_state.offset_units ||
353 rs->offset_scale != rctx->poly_offset_state.offset_scale)) {
354 rctx->poly_offset_state.offset_units = rs->offset_units;
355 rctx->poly_offset_state.offset_scale = rs->offset_scale;
356 r600_mark_atom_dirty(rctx, &rctx->poly_offset_state.atom);
357 }
358
359 /* Update clip_misc_state. */
360 if (rctx->clip_misc_state.pa_cl_clip_cntl != rs->pa_cl_clip_cntl ||
361 rctx->clip_misc_state.clip_plane_enable != rs->clip_plane_enable) {
362 rctx->clip_misc_state.pa_cl_clip_cntl = rs->pa_cl_clip_cntl;
363 rctx->clip_misc_state.clip_plane_enable = rs->clip_plane_enable;
364 r600_mark_atom_dirty(rctx, &rctx->clip_misc_state.atom);
365 }
366
367 r600_set_scissor_enable(&rctx->b, rs->scissor_enable);
368
369 /* Re-emit PA_SC_LINE_STIPPLE. */
370 rctx->last_primitive_type = -1;
371 }
372
373 static void r600_delete_rs_state(struct pipe_context *ctx, void *state)
374 {
375 struct r600_rasterizer_state *rs = (struct r600_rasterizer_state *)state;
376
377 r600_release_command_buffer(&rs->buffer);
378 FREE(rs);
379 }
380
381 static void r600_sampler_view_destroy(struct pipe_context *ctx,
382 struct pipe_sampler_view *state)
383 {
384 struct r600_pipe_sampler_view *view = (struct r600_pipe_sampler_view *)state;
385
386 if (view->tex_resource->gpu_address &&
387 view->tex_resource->b.b.target == PIPE_BUFFER)
388 LIST_DELINIT(&view->list);
389
390 pipe_resource_reference(&state->texture, NULL);
391 FREE(view);
392 }
393
394 void r600_sampler_states_dirty(struct r600_context *rctx,
395 struct r600_sampler_states *state)
396 {
397 if (state->dirty_mask) {
398 if (state->dirty_mask & state->has_bordercolor_mask) {
399 rctx->b.flags |= R600_CONTEXT_WAIT_3D_IDLE;
400 }
401 state->atom.num_dw =
402 util_bitcount(state->dirty_mask & state->has_bordercolor_mask) * 11 +
403 util_bitcount(state->dirty_mask & ~state->has_bordercolor_mask) * 5;
404 r600_mark_atom_dirty(rctx, &state->atom);
405 }
406 }
407
408 static void r600_bind_sampler_states(struct pipe_context *pipe,
409 unsigned shader,
410 unsigned start,
411 unsigned count, void **states)
412 {
413 struct r600_context *rctx = (struct r600_context *)pipe;
414 struct r600_textures_info *dst = &rctx->samplers[shader];
415 struct r600_pipe_sampler_state **rstates = (struct r600_pipe_sampler_state**)states;
416 int seamless_cube_map = -1;
417 unsigned i;
418 /* This sets 1-bit for states with index >= count. */
419 uint32_t disable_mask = ~((1ull << count) - 1);
420 /* These are the new states set by this function. */
421 uint32_t new_mask = 0;
422
423 assert(start == 0); /* XXX fix below */
424
425 if (!states) {
426 disable_mask = ~0u;
427 count = 0;
428 }
429
430 for (i = 0; i < count; i++) {
431 struct r600_pipe_sampler_state *rstate = rstates[i];
432
433 if (rstate == dst->states.states[i]) {
434 continue;
435 }
436
437 if (rstate) {
438 if (rstate->border_color_use) {
439 dst->states.has_bordercolor_mask |= 1 << i;
440 } else {
441 dst->states.has_bordercolor_mask &= ~(1 << i);
442 }
443 seamless_cube_map = rstate->seamless_cube_map;
444
445 new_mask |= 1 << i;
446 } else {
447 disable_mask |= 1 << i;
448 }
449 }
450
451 memcpy(dst->states.states, rstates, sizeof(void*) * count);
452 memset(dst->states.states + count, 0, sizeof(void*) * (NUM_TEX_UNITS - count));
453
454 dst->states.enabled_mask &= ~disable_mask;
455 dst->states.dirty_mask &= dst->states.enabled_mask;
456 dst->states.enabled_mask |= new_mask;
457 dst->states.dirty_mask |= new_mask;
458 dst->states.has_bordercolor_mask &= dst->states.enabled_mask;
459
460 r600_sampler_states_dirty(rctx, &dst->states);
461
462 /* Seamless cubemap state. */
463 if (rctx->b.chip_class <= R700 &&
464 seamless_cube_map != -1 &&
465 seamless_cube_map != rctx->seamless_cube_map.enabled) {
466 /* change in TA_CNTL_AUX need a pipeline flush */
467 rctx->b.flags |= R600_CONTEXT_WAIT_3D_IDLE;
468 rctx->seamless_cube_map.enabled = seamless_cube_map;
469 r600_mark_atom_dirty(rctx, &rctx->seamless_cube_map.atom);
470 }
471 }
472
473 static void r600_delete_sampler_state(struct pipe_context *ctx, void *state)
474 {
475 free(state);
476 }
477
478 static void r600_delete_blend_state(struct pipe_context *ctx, void *state)
479 {
480 struct r600_context *rctx = (struct r600_context *)ctx;
481 struct r600_blend_state *blend = (struct r600_blend_state*)state;
482
483 if (rctx->blend_state.cso == state) {
484 ctx->bind_blend_state(ctx, NULL);
485 }
486
487 r600_release_command_buffer(&blend->buffer);
488 r600_release_command_buffer(&blend->buffer_no_blend);
489 FREE(blend);
490 }
491
492 static void r600_delete_dsa_state(struct pipe_context *ctx, void *state)
493 {
494 struct r600_context *rctx = (struct r600_context *)ctx;
495 struct r600_dsa_state *dsa = (struct r600_dsa_state *)state;
496
497 if (rctx->dsa_state.cso == state) {
498 ctx->bind_depth_stencil_alpha_state(ctx, NULL);
499 }
500
501 r600_release_command_buffer(&dsa->buffer);
502 free(dsa);
503 }
504
505 static void r600_bind_vertex_elements(struct pipe_context *ctx, void *state)
506 {
507 struct r600_context *rctx = (struct r600_context *)ctx;
508
509 r600_set_cso_state(rctx, &rctx->vertex_fetch_shader, state);
510 }
511
512 static void r600_delete_vertex_elements(struct pipe_context *ctx, void *state)
513 {
514 struct r600_fetch_shader *shader = (struct r600_fetch_shader*)state;
515 pipe_resource_reference((struct pipe_resource**)&shader->buffer, NULL);
516 FREE(shader);
517 }
518
519 static void r600_set_index_buffer(struct pipe_context *ctx,
520 const struct pipe_index_buffer *ib)
521 {
522 struct r600_context *rctx = (struct r600_context *)ctx;
523
524 if (ib) {
525 pipe_resource_reference(&rctx->index_buffer.buffer, ib->buffer);
526 memcpy(&rctx->index_buffer, ib, sizeof(*ib));
527 r600_context_add_resource_size(ctx, ib->buffer);
528 } else {
529 pipe_resource_reference(&rctx->index_buffer.buffer, NULL);
530 }
531 }
532
533 void r600_vertex_buffers_dirty(struct r600_context *rctx)
534 {
535 if (rctx->vertex_buffer_state.dirty_mask) {
536 rctx->b.flags |= R600_CONTEXT_INV_VERTEX_CACHE;
537 rctx->vertex_buffer_state.atom.num_dw = (rctx->b.chip_class >= EVERGREEN ? 12 : 11) *
538 util_bitcount(rctx->vertex_buffer_state.dirty_mask);
539 r600_mark_atom_dirty(rctx, &rctx->vertex_buffer_state.atom);
540 }
541 }
542
543 static void r600_set_vertex_buffers(struct pipe_context *ctx,
544 unsigned start_slot, unsigned count,
545 const struct pipe_vertex_buffer *input)
546 {
547 struct r600_context *rctx = (struct r600_context *)ctx;
548 struct r600_vertexbuf_state *state = &rctx->vertex_buffer_state;
549 struct pipe_vertex_buffer *vb = state->vb + start_slot;
550 unsigned i;
551 uint32_t disable_mask = 0;
552 /* These are the new buffers set by this function. */
553 uint32_t new_buffer_mask = 0;
554
555 /* Set vertex buffers. */
556 if (input) {
557 for (i = 0; i < count; i++) {
558 if (memcmp(&input[i], &vb[i], sizeof(struct pipe_vertex_buffer))) {
559 if (input[i].buffer) {
560 vb[i].stride = input[i].stride;
561 vb[i].buffer_offset = input[i].buffer_offset;
562 pipe_resource_reference(&vb[i].buffer, input[i].buffer);
563 new_buffer_mask |= 1 << i;
564 r600_context_add_resource_size(ctx, input[i].buffer);
565 } else {
566 pipe_resource_reference(&vb[i].buffer, NULL);
567 disable_mask |= 1 << i;
568 }
569 }
570 }
571 } else {
572 for (i = 0; i < count; i++) {
573 pipe_resource_reference(&vb[i].buffer, NULL);
574 }
575 disable_mask = ((1ull << count) - 1);
576 }
577
578 disable_mask <<= start_slot;
579 new_buffer_mask <<= start_slot;
580
581 rctx->vertex_buffer_state.enabled_mask &= ~disable_mask;
582 rctx->vertex_buffer_state.dirty_mask &= rctx->vertex_buffer_state.enabled_mask;
583 rctx->vertex_buffer_state.enabled_mask |= new_buffer_mask;
584 rctx->vertex_buffer_state.dirty_mask |= new_buffer_mask;
585
586 r600_vertex_buffers_dirty(rctx);
587 }
588
589 void r600_sampler_views_dirty(struct r600_context *rctx,
590 struct r600_samplerview_state *state)
591 {
592 if (state->dirty_mask) {
593 rctx->b.flags |= R600_CONTEXT_INV_TEX_CACHE;
594 state->atom.num_dw = (rctx->b.chip_class >= EVERGREEN ? 14 : 13) *
595 util_bitcount(state->dirty_mask);
596 r600_mark_atom_dirty(rctx, &state->atom);
597 }
598 }
599
600 static void r600_set_sampler_views(struct pipe_context *pipe, unsigned shader,
601 unsigned start, unsigned count,
602 struct pipe_sampler_view **views)
603 {
604 struct r600_context *rctx = (struct r600_context *) pipe;
605 struct r600_textures_info *dst = &rctx->samplers[shader];
606 struct r600_pipe_sampler_view **rviews = (struct r600_pipe_sampler_view **)views;
607 uint32_t dirty_sampler_states_mask = 0;
608 unsigned i;
609 /* This sets 1-bit for textures with index >= count. */
610 uint32_t disable_mask = ~((1ull << count) - 1);
611 /* These are the new textures set by this function. */
612 uint32_t new_mask = 0;
613
614 /* Set textures with index >= count to NULL. */
615 uint32_t remaining_mask;
616
617 assert(start == 0); /* XXX fix below */
618
619 if (!views) {
620 disable_mask = ~0u;
621 count = 0;
622 }
623
624 remaining_mask = dst->views.enabled_mask & disable_mask;
625
626 while (remaining_mask) {
627 i = u_bit_scan(&remaining_mask);
628 assert(dst->views.views[i]);
629
630 pipe_sampler_view_reference((struct pipe_sampler_view **)&dst->views.views[i], NULL);
631 }
632
633 for (i = 0; i < count; i++) {
634 if (rviews[i] == dst->views.views[i]) {
635 continue;
636 }
637
638 if (rviews[i]) {
639 struct r600_texture *rtex =
640 (struct r600_texture*)rviews[i]->base.texture;
641 bool is_buffer = rviews[i]->base.texture->target == PIPE_BUFFER;
642
643 if (!is_buffer && rtex->is_depth && !rtex->is_flushing_texture) {
644 dst->views.compressed_depthtex_mask |= 1 << i;
645 } else {
646 dst->views.compressed_depthtex_mask &= ~(1 << i);
647 }
648
649 /* Track compressed colorbuffers. */
650 if (!is_buffer && rtex->cmask.size) {
651 dst->views.compressed_colortex_mask |= 1 << i;
652 } else {
653 dst->views.compressed_colortex_mask &= ~(1 << i);
654 }
655
656 /* Changing from array to non-arrays textures and vice versa requires
657 * updating TEX_ARRAY_OVERRIDE in sampler states on R6xx-R7xx. */
658 if (rctx->b.chip_class <= R700 &&
659 (dst->states.enabled_mask & (1 << i)) &&
660 (rviews[i]->base.texture->target == PIPE_TEXTURE_1D_ARRAY ||
661 rviews[i]->base.texture->target == PIPE_TEXTURE_2D_ARRAY) != dst->is_array_sampler[i]) {
662 dirty_sampler_states_mask |= 1 << i;
663 }
664
665 pipe_sampler_view_reference((struct pipe_sampler_view **)&dst->views.views[i], views[i]);
666 new_mask |= 1 << i;
667 r600_context_add_resource_size(pipe, views[i]->texture);
668 } else {
669 pipe_sampler_view_reference((struct pipe_sampler_view **)&dst->views.views[i], NULL);
670 disable_mask |= 1 << i;
671 }
672 }
673
674 dst->views.enabled_mask &= ~disable_mask;
675 dst->views.dirty_mask &= dst->views.enabled_mask;
676 dst->views.enabled_mask |= new_mask;
677 dst->views.dirty_mask |= new_mask;
678 dst->views.compressed_depthtex_mask &= dst->views.enabled_mask;
679 dst->views.compressed_colortex_mask &= dst->views.enabled_mask;
680 dst->views.dirty_buffer_constants = TRUE;
681 r600_sampler_views_dirty(rctx, &dst->views);
682
683 if (dirty_sampler_states_mask) {
684 dst->states.dirty_mask |= dirty_sampler_states_mask;
685 r600_sampler_states_dirty(rctx, &dst->states);
686 }
687 }
688
689 static void r600_update_compressed_colortex_mask(struct r600_samplerview_state *views)
690 {
691 uint32_t mask = views->enabled_mask;
692
693 while (mask) {
694 unsigned i = u_bit_scan(&mask);
695 struct pipe_resource *res = views->views[i]->base.texture;
696
697 if (res && res->target != PIPE_BUFFER) {
698 struct r600_texture *rtex = (struct r600_texture *)res;
699
700 if (rtex->cmask.size) {
701 views->compressed_colortex_mask |= 1 << i;
702 } else {
703 views->compressed_colortex_mask &= ~(1 << i);
704 }
705 }
706 }
707 }
708
709 /* Compute the key for the hw shader variant */
710 static inline union r600_shader_key r600_shader_selector_key(struct pipe_context * ctx,
711 struct r600_pipe_shader_selector * sel)
712 {
713 struct r600_context *rctx = (struct r600_context *)ctx;
714 union r600_shader_key key;
715 memset(&key, 0, sizeof(key));
716
717 switch (sel->type) {
718 case PIPE_SHADER_VERTEX: {
719 key.vs.as_ls = (rctx->tes_shader != NULL);
720 if (!key.vs.as_ls)
721 key.vs.as_es = (rctx->gs_shader != NULL);
722
723 if (rctx->ps_shader->current->shader.gs_prim_id_input && !rctx->gs_shader) {
724 key.vs.as_gs_a = true;
725 key.vs.prim_id_out = rctx->ps_shader->current->shader.input[rctx->ps_shader->current->shader.ps_prim_id_input].spi_sid;
726 }
727 break;
728 }
729 case PIPE_SHADER_GEOMETRY:
730 break;
731 case PIPE_SHADER_FRAGMENT: {
732 key.ps.color_two_side = rctx->rasterizer && rctx->rasterizer->two_side;
733 key.ps.alpha_to_one = rctx->alpha_to_one &&
734 rctx->rasterizer && rctx->rasterizer->multisample_enable &&
735 !rctx->framebuffer.cb0_is_integer;
736 key.ps.nr_cbufs = rctx->framebuffer.state.nr_cbufs;
737 /* Dual-source blending only makes sense with nr_cbufs == 1. */
738 if (key.ps.nr_cbufs == 1 && rctx->dual_src_blend)
739 key.ps.nr_cbufs = 2;
740 break;
741 }
742 case PIPE_SHADER_TESS_EVAL:
743 key.tes.as_es = (rctx->gs_shader != NULL);
744 break;
745 case PIPE_SHADER_TESS_CTRL:
746 key.tcs.prim_mode = rctx->tes_shader->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
747 break;
748 default:
749 assert(0);
750 }
751
752 return key;
753 }
754
755 /* Select the hw shader variant depending on the current state.
756 * (*dirty) is set to 1 if current variant was changed */
757 static int r600_shader_select(struct pipe_context *ctx,
758 struct r600_pipe_shader_selector* sel,
759 bool *dirty)
760 {
761 union r600_shader_key key;
762 struct r600_pipe_shader * shader = NULL;
763 int r;
764
765 memset(&key, 0, sizeof(key));
766 key = r600_shader_selector_key(ctx, sel);
767
768 /* Check if we don't need to change anything.
769 * This path is also used for most shaders that don't need multiple
770 * variants, it will cost just a computation of the key and this
771 * test. */
772 if (likely(sel->current && memcmp(&sel->current->key, &key, sizeof(key)) == 0)) {
773 return 0;
774 }
775
776 /* lookup if we have other variants in the list */
777 if (sel->num_shaders > 1) {
778 struct r600_pipe_shader *p = sel->current, *c = p->next_variant;
779
780 while (c && memcmp(&c->key, &key, sizeof(key)) != 0) {
781 p = c;
782 c = c->next_variant;
783 }
784
785 if (c) {
786 p->next_variant = c->next_variant;
787 shader = c;
788 }
789 }
790
791 if (unlikely(!shader)) {
792 shader = CALLOC(1, sizeof(struct r600_pipe_shader));
793 shader->selector = sel;
794
795 r = r600_pipe_shader_create(ctx, shader, key);
796 if (unlikely(r)) {
797 R600_ERR("Failed to build shader variant (type=%u) %d\n",
798 sel->type, r);
799 sel->current = NULL;
800 FREE(shader);
801 return r;
802 }
803
804 /* We don't know the value of nr_ps_max_color_exports until we built
805 * at least one variant, so we may need to recompute the key after
806 * building first variant. */
807 if (sel->type == PIPE_SHADER_FRAGMENT &&
808 sel->num_shaders == 0) {
809 sel->nr_ps_max_color_exports = shader->shader.nr_ps_max_color_exports;
810 key = r600_shader_selector_key(ctx, sel);
811 }
812
813 memcpy(&shader->key, &key, sizeof(key));
814 sel->num_shaders++;
815 }
816
817 if (dirty)
818 *dirty = true;
819
820 shader->next_variant = sel->current;
821 sel->current = shader;
822
823 return 0;
824 }
825
826 static void *r600_create_shader_state(struct pipe_context *ctx,
827 const struct pipe_shader_state *state,
828 unsigned pipe_shader_type)
829 {
830 struct r600_pipe_shader_selector *sel = CALLOC_STRUCT(r600_pipe_shader_selector);
831 int i;
832
833 sel->type = pipe_shader_type;
834 sel->tokens = tgsi_dup_tokens(state->tokens);
835 sel->so = state->stream_output;
836 tgsi_scan_shader(state->tokens, &sel->info);
837
838 switch (pipe_shader_type) {
839 case PIPE_SHADER_GEOMETRY:
840 sel->gs_output_prim =
841 sel->info.properties[TGSI_PROPERTY_GS_OUTPUT_PRIM];
842 sel->gs_max_out_vertices =
843 sel->info.properties[TGSI_PROPERTY_GS_MAX_OUTPUT_VERTICES];
844 sel->gs_num_invocations =
845 sel->info.properties[TGSI_PROPERTY_GS_INVOCATIONS];
846 break;
847 case PIPE_SHADER_VERTEX:
848 case PIPE_SHADER_TESS_CTRL:
849 sel->lds_patch_outputs_written_mask = 0;
850 sel->lds_outputs_written_mask = 0;
851
852 for (i = 0; i < sel->info.num_outputs; i++) {
853 unsigned name = sel->info.output_semantic_name[i];
854 unsigned index = sel->info.output_semantic_index[i];
855
856 switch (name) {
857 case TGSI_SEMANTIC_TESSINNER:
858 case TGSI_SEMANTIC_TESSOUTER:
859 case TGSI_SEMANTIC_PATCH:
860 sel->lds_patch_outputs_written_mask |=
861 1llu << r600_get_lds_unique_index(name, index);
862 break;
863 default:
864 sel->lds_outputs_written_mask |=
865 1llu << r600_get_lds_unique_index(name, index);
866 }
867 }
868 break;
869 default:
870 break;
871 }
872
873 return sel;
874 }
875
876 static void *r600_create_ps_state(struct pipe_context *ctx,
877 const struct pipe_shader_state *state)
878 {
879 return r600_create_shader_state(ctx, state, PIPE_SHADER_FRAGMENT);
880 }
881
882 static void *r600_create_vs_state(struct pipe_context *ctx,
883 const struct pipe_shader_state *state)
884 {
885 return r600_create_shader_state(ctx, state, PIPE_SHADER_VERTEX);
886 }
887
888 static void *r600_create_gs_state(struct pipe_context *ctx,
889 const struct pipe_shader_state *state)
890 {
891 return r600_create_shader_state(ctx, state, PIPE_SHADER_GEOMETRY);
892 }
893
894 static void *r600_create_tcs_state(struct pipe_context *ctx,
895 const struct pipe_shader_state *state)
896 {
897 return r600_create_shader_state(ctx, state, PIPE_SHADER_TESS_CTRL);
898 }
899
900 static void *r600_create_tes_state(struct pipe_context *ctx,
901 const struct pipe_shader_state *state)
902 {
903 return r600_create_shader_state(ctx, state, PIPE_SHADER_TESS_EVAL);
904 }
905
906 static void r600_bind_ps_state(struct pipe_context *ctx, void *state)
907 {
908 struct r600_context *rctx = (struct r600_context *)ctx;
909
910 if (!state)
911 state = rctx->dummy_pixel_shader;
912
913 rctx->ps_shader = (struct r600_pipe_shader_selector *)state;
914 }
915
916 static struct tgsi_shader_info *r600_get_vs_info(struct r600_context *rctx)
917 {
918 if (rctx->gs_shader)
919 return &rctx->gs_shader->info;
920 else if (rctx->tes_shader)
921 return &rctx->tes_shader->info;
922 else if (rctx->vs_shader)
923 return &rctx->vs_shader->info;
924 else
925 return NULL;
926 }
927
928 static void r600_bind_vs_state(struct pipe_context *ctx, void *state)
929 {
930 struct r600_context *rctx = (struct r600_context *)ctx;
931
932 if (!state)
933 return;
934
935 rctx->vs_shader = (struct r600_pipe_shader_selector *)state;
936 r600_update_vs_writes_viewport_index(&rctx->b, r600_get_vs_info(rctx));
937 rctx->b.streamout.stride_in_dw = rctx->vs_shader->so.stride;
938 }
939
940 static void r600_bind_gs_state(struct pipe_context *ctx, void *state)
941 {
942 struct r600_context *rctx = (struct r600_context *)ctx;
943
944 rctx->gs_shader = (struct r600_pipe_shader_selector *)state;
945 r600_update_vs_writes_viewport_index(&rctx->b, r600_get_vs_info(rctx));
946
947 if (!state)
948 return;
949 rctx->b.streamout.stride_in_dw = rctx->gs_shader->so.stride;
950 }
951
952 static void r600_bind_tcs_state(struct pipe_context *ctx, void *state)
953 {
954 struct r600_context *rctx = (struct r600_context *)ctx;
955
956 rctx->tcs_shader = (struct r600_pipe_shader_selector *)state;
957 }
958
959 static void r600_bind_tes_state(struct pipe_context *ctx, void *state)
960 {
961 struct r600_context *rctx = (struct r600_context *)ctx;
962
963 rctx->tes_shader = (struct r600_pipe_shader_selector *)state;
964 r600_update_vs_writes_viewport_index(&rctx->b, r600_get_vs_info(rctx));
965
966 if (!state)
967 return;
968 rctx->b.streamout.stride_in_dw = rctx->tes_shader->so.stride;
969 }
970
971 static void r600_delete_shader_selector(struct pipe_context *ctx,
972 struct r600_pipe_shader_selector *sel)
973 {
974 struct r600_pipe_shader *p = sel->current, *c;
975 while (p) {
976 c = p->next_variant;
977 r600_pipe_shader_destroy(ctx, p);
978 free(p);
979 p = c;
980 }
981
982 free(sel->tokens);
983 free(sel);
984 }
985
986
987 static void r600_delete_ps_state(struct pipe_context *ctx, void *state)
988 {
989 struct r600_context *rctx = (struct r600_context *)ctx;
990 struct r600_pipe_shader_selector *sel = (struct r600_pipe_shader_selector *)state;
991
992 if (rctx->ps_shader == sel) {
993 rctx->ps_shader = NULL;
994 }
995
996 r600_delete_shader_selector(ctx, sel);
997 }
998
999 static void r600_delete_vs_state(struct pipe_context *ctx, void *state)
1000 {
1001 struct r600_context *rctx = (struct r600_context *)ctx;
1002 struct r600_pipe_shader_selector *sel = (struct r600_pipe_shader_selector *)state;
1003
1004 if (rctx->vs_shader == sel) {
1005 rctx->vs_shader = NULL;
1006 }
1007
1008 r600_delete_shader_selector(ctx, sel);
1009 }
1010
1011
1012 static void r600_delete_gs_state(struct pipe_context *ctx, void *state)
1013 {
1014 struct r600_context *rctx = (struct r600_context *)ctx;
1015 struct r600_pipe_shader_selector *sel = (struct r600_pipe_shader_selector *)state;
1016
1017 if (rctx->gs_shader == sel) {
1018 rctx->gs_shader = NULL;
1019 }
1020
1021 r600_delete_shader_selector(ctx, sel);
1022 }
1023
1024 static void r600_delete_tcs_state(struct pipe_context *ctx, void *state)
1025 {
1026 struct r600_context *rctx = (struct r600_context *)ctx;
1027 struct r600_pipe_shader_selector *sel = (struct r600_pipe_shader_selector *)state;
1028
1029 if (rctx->tcs_shader == sel) {
1030 rctx->tcs_shader = NULL;
1031 }
1032
1033 r600_delete_shader_selector(ctx, sel);
1034 }
1035
1036 static void r600_delete_tes_state(struct pipe_context *ctx, void *state)
1037 {
1038 struct r600_context *rctx = (struct r600_context *)ctx;
1039 struct r600_pipe_shader_selector *sel = (struct r600_pipe_shader_selector *)state;
1040
1041 if (rctx->tes_shader == sel) {
1042 rctx->tes_shader = NULL;
1043 }
1044
1045 r600_delete_shader_selector(ctx, sel);
1046 }
1047
1048 void r600_constant_buffers_dirty(struct r600_context *rctx, struct r600_constbuf_state *state)
1049 {
1050 if (state->dirty_mask) {
1051 rctx->b.flags |= R600_CONTEXT_INV_CONST_CACHE;
1052 state->atom.num_dw = rctx->b.chip_class >= EVERGREEN ? util_bitcount(state->dirty_mask)*20
1053 : util_bitcount(state->dirty_mask)*19;
1054 r600_mark_atom_dirty(rctx, &state->atom);
1055 }
1056 }
1057
1058 static void r600_set_constant_buffer(struct pipe_context *ctx, uint shader, uint index,
1059 struct pipe_constant_buffer *input)
1060 {
1061 struct r600_context *rctx = (struct r600_context *)ctx;
1062 struct r600_constbuf_state *state = &rctx->constbuf_state[shader];
1063 struct pipe_constant_buffer *cb;
1064 const uint8_t *ptr;
1065
1066 /* Note that the state tracker can unbind constant buffers by
1067 * passing NULL here.
1068 */
1069 if (unlikely(!input || (!input->buffer && !input->user_buffer))) {
1070 state->enabled_mask &= ~(1 << index);
1071 state->dirty_mask &= ~(1 << index);
1072 pipe_resource_reference(&state->cb[index].buffer, NULL);
1073 return;
1074 }
1075
1076 cb = &state->cb[index];
1077 cb->buffer_size = input->buffer_size;
1078
1079 ptr = input->user_buffer;
1080
1081 if (ptr) {
1082 /* Upload the user buffer. */
1083 if (R600_BIG_ENDIAN) {
1084 uint32_t *tmpPtr;
1085 unsigned i, size = input->buffer_size;
1086
1087 if (!(tmpPtr = malloc(size))) {
1088 R600_ERR("Failed to allocate BE swap buffer.\n");
1089 return;
1090 }
1091
1092 for (i = 0; i < size / 4; ++i) {
1093 tmpPtr[i] = util_cpu_to_le32(((uint32_t *)ptr)[i]);
1094 }
1095
1096 u_upload_data(rctx->b.uploader, 0, size, 256, tmpPtr, &cb->buffer_offset, &cb->buffer);
1097 free(tmpPtr);
1098 } else {
1099 u_upload_data(rctx->b.uploader, 0, input->buffer_size, 256, ptr, &cb->buffer_offset, &cb->buffer);
1100 }
1101 /* account it in gtt */
1102 rctx->b.gtt += input->buffer_size;
1103 } else {
1104 /* Setup the hw buffer. */
1105 cb->buffer_offset = input->buffer_offset;
1106 pipe_resource_reference(&cb->buffer, input->buffer);
1107 r600_context_add_resource_size(ctx, input->buffer);
1108 }
1109
1110 state->enabled_mask |= 1 << index;
1111 state->dirty_mask |= 1 << index;
1112 r600_constant_buffers_dirty(rctx, state);
1113 }
1114
1115 static void r600_set_sample_mask(struct pipe_context *pipe, unsigned sample_mask)
1116 {
1117 struct r600_context *rctx = (struct r600_context*)pipe;
1118
1119 if (rctx->sample_mask.sample_mask == (uint16_t)sample_mask)
1120 return;
1121
1122 rctx->sample_mask.sample_mask = sample_mask;
1123 r600_mark_atom_dirty(rctx, &rctx->sample_mask.atom);
1124 }
1125
1126 static void r600_update_driver_const_buffers(struct r600_context *rctx)
1127 {
1128 int sh, size;
1129 void *ptr;
1130 struct pipe_constant_buffer cb;
1131 for (sh = 0; sh < PIPE_SHADER_TYPES; sh++) {
1132 struct r600_shader_driver_constants_info *info = &rctx->driver_consts[sh];
1133 if (!info->vs_ucp_dirty &&
1134 !info->texture_const_dirty &&
1135 !info->ps_sample_pos_dirty)
1136 continue;
1137
1138 ptr = info->constants;
1139 size = info->alloc_size;
1140 if (info->vs_ucp_dirty) {
1141 assert(sh == PIPE_SHADER_VERTEX);
1142 if (!size) {
1143 ptr = rctx->clip_state.state.ucp;
1144 size = R600_UCP_SIZE;
1145 } else {
1146 memcpy(ptr, rctx->clip_state.state.ucp, R600_UCP_SIZE);
1147 }
1148 info->vs_ucp_dirty = false;
1149 }
1150
1151 if (info->ps_sample_pos_dirty) {
1152 assert(sh == PIPE_SHADER_FRAGMENT);
1153 if (!size) {
1154 ptr = rctx->sample_positions;
1155 size = R600_UCP_SIZE;
1156 } else {
1157 memcpy(ptr, rctx->sample_positions, R600_UCP_SIZE);
1158 }
1159 info->ps_sample_pos_dirty = false;
1160 }
1161
1162 if (info->texture_const_dirty) {
1163 assert (ptr);
1164 assert (size);
1165 if (sh == PIPE_SHADER_VERTEX)
1166 memcpy(ptr, rctx->clip_state.state.ucp, R600_UCP_SIZE);
1167 if (sh == PIPE_SHADER_FRAGMENT)
1168 memcpy(ptr, rctx->sample_positions, R600_UCP_SIZE);
1169 }
1170 info->texture_const_dirty = false;
1171
1172 cb.buffer = NULL;
1173 cb.user_buffer = ptr;
1174 cb.buffer_offset = 0;
1175 cb.buffer_size = size;
1176 rctx->b.b.set_constant_buffer(&rctx->b.b, sh, R600_BUFFER_INFO_CONST_BUFFER, &cb);
1177 pipe_resource_reference(&cb.buffer, NULL);
1178 }
1179 }
1180
1181 static void *r600_alloc_buf_consts(struct r600_context *rctx, int shader_type,
1182 int array_size, uint32_t *base_offset)
1183 {
1184 struct r600_shader_driver_constants_info *info = &rctx->driver_consts[shader_type];
1185 if (array_size + R600_UCP_SIZE > info->alloc_size) {
1186 info->constants = realloc(info->constants, array_size + R600_UCP_SIZE);
1187 info->alloc_size = array_size + R600_UCP_SIZE;
1188 }
1189 memset(info->constants + (R600_UCP_SIZE / 4), 0, array_size);
1190 info->texture_const_dirty = true;
1191 *base_offset = R600_UCP_SIZE;
1192 return info->constants;
1193 }
1194 /*
1195 * On r600/700 hw we don't have vertex fetch swizzle, though TBO
1196 * doesn't require full swizzles it does need masking and setting alpha
1197 * to one, so we setup a set of 5 constants with the masks + alpha value
1198 * then in the shader, we AND the 4 components with 0xffffffff or 0,
1199 * then OR the alpha with the value given here.
1200 * We use a 6th constant to store the txq buffer size in
1201 * we use 7th slot for number of cube layers in a cube map array.
1202 */
1203 static void r600_setup_buffer_constants(struct r600_context *rctx, int shader_type)
1204 {
1205 struct r600_textures_info *samplers = &rctx->samplers[shader_type];
1206 int bits;
1207 uint32_t array_size;
1208 int i, j;
1209 uint32_t *constants;
1210 uint32_t base_offset;
1211 if (!samplers->views.dirty_buffer_constants)
1212 return;
1213
1214 samplers->views.dirty_buffer_constants = FALSE;
1215
1216 bits = util_last_bit(samplers->views.enabled_mask);
1217 array_size = bits * 8 * sizeof(uint32_t) * 4;
1218
1219 constants = r600_alloc_buf_consts(rctx, shader_type, array_size, &base_offset);
1220
1221 for (i = 0; i < bits; i++) {
1222 if (samplers->views.enabled_mask & (1 << i)) {
1223 int offset = (base_offset / 4) + i * 8;
1224 const struct util_format_description *desc;
1225 desc = util_format_description(samplers->views.views[i]->base.format);
1226
1227 for (j = 0; j < 4; j++)
1228 if (j < desc->nr_channels)
1229 constants[offset+j] = 0xffffffff;
1230 else
1231 constants[offset+j] = 0x0;
1232 if (desc->nr_channels < 4) {
1233 if (desc->channel[0].pure_integer)
1234 constants[offset+4] = 1;
1235 else
1236 constants[offset+4] = fui(1.0);
1237 } else
1238 constants[offset + 4] = 0;
1239
1240 constants[offset + 5] = samplers->views.views[i]->base.texture->width0 / util_format_get_blocksize(samplers->views.views[i]->base.format);
1241 constants[offset + 6] = samplers->views.views[i]->base.texture->array_size / 6;
1242 }
1243 }
1244
1245 }
1246
1247 /* On evergreen we store two values
1248 * 1. buffer size for TXQ
1249 * 2. number of cube layers in a cube map array.
1250 */
1251 static void eg_setup_buffer_constants(struct r600_context *rctx, int shader_type)
1252 {
1253 struct r600_textures_info *samplers = &rctx->samplers[shader_type];
1254 int bits;
1255 uint32_t array_size;
1256 int i;
1257 uint32_t *constants;
1258 uint32_t base_offset;
1259 if (!samplers->views.dirty_buffer_constants)
1260 return;
1261
1262 samplers->views.dirty_buffer_constants = FALSE;
1263
1264 bits = util_last_bit(samplers->views.enabled_mask);
1265 array_size = bits * 2 * sizeof(uint32_t) * 4;
1266
1267 constants = r600_alloc_buf_consts(rctx, shader_type, array_size,
1268 &base_offset);
1269
1270 for (i = 0; i < bits; i++) {
1271 if (samplers->views.enabled_mask & (1 << i)) {
1272 uint32_t offset = (base_offset / 4) + i * 2;
1273 constants[offset] = samplers->views.views[i]->base.texture->width0 / util_format_get_blocksize(samplers->views.views[i]->base.format);
1274 constants[offset + 1] = samplers->views.views[i]->base.texture->array_size / 6;
1275 }
1276 }
1277 }
1278
1279 /* set sample xy locations as array of fragment shader constants */
1280 void r600_set_sample_locations_constant_buffer(struct r600_context *rctx)
1281 {
1282 int i;
1283 struct pipe_context *ctx = &rctx->b.b;
1284
1285 assert(rctx->framebuffer.nr_samples < R600_UCP_SIZE);
1286 assert(rctx->framebuffer.nr_samples <= Elements(rctx->sample_positions)/4);
1287
1288 memset(rctx->sample_positions, 0, 4 * 4 * 16);
1289 for (i = 0; i < rctx->framebuffer.nr_samples; i++) {
1290 ctx->get_sample_position(ctx, rctx->framebuffer.nr_samples, i, &rctx->sample_positions[4*i]);
1291 /* Also fill in center-zeroed positions used for interpolateAtSample */
1292 rctx->sample_positions[4*i + 2] = rctx->sample_positions[4*i + 0] - 0.5f;
1293 rctx->sample_positions[4*i + 3] = rctx->sample_positions[4*i + 1] - 0.5f;
1294 }
1295
1296 rctx->driver_consts[PIPE_SHADER_FRAGMENT].ps_sample_pos_dirty = true;
1297 }
1298
1299 static void update_shader_atom(struct pipe_context *ctx,
1300 struct r600_shader_state *state,
1301 struct r600_pipe_shader *shader)
1302 {
1303 struct r600_context *rctx = (struct r600_context *)ctx;
1304
1305 state->shader = shader;
1306 if (shader) {
1307 state->atom.num_dw = shader->command_buffer.num_dw;
1308 r600_context_add_resource_size(ctx, (struct pipe_resource *)shader->bo);
1309 } else {
1310 state->atom.num_dw = 0;
1311 }
1312 r600_mark_atom_dirty(rctx, &state->atom);
1313 }
1314
1315 static void update_gs_block_state(struct r600_context *rctx, unsigned enable)
1316 {
1317 if (rctx->shader_stages.geom_enable != enable) {
1318 rctx->shader_stages.geom_enable = enable;
1319 r600_mark_atom_dirty(rctx, &rctx->shader_stages.atom);
1320 }
1321
1322 if (rctx->gs_rings.enable != enable) {
1323 rctx->gs_rings.enable = enable;
1324 r600_mark_atom_dirty(rctx, &rctx->gs_rings.atom);
1325
1326 if (enable && !rctx->gs_rings.esgs_ring.buffer) {
1327 unsigned size = 0x1C000;
1328 rctx->gs_rings.esgs_ring.buffer =
1329 pipe_buffer_create(rctx->b.b.screen, PIPE_BIND_CUSTOM,
1330 PIPE_USAGE_DEFAULT, size);
1331 rctx->gs_rings.esgs_ring.buffer_size = size;
1332
1333 size = 0x4000000;
1334
1335 rctx->gs_rings.gsvs_ring.buffer =
1336 pipe_buffer_create(rctx->b.b.screen, PIPE_BIND_CUSTOM,
1337 PIPE_USAGE_DEFAULT, size);
1338 rctx->gs_rings.gsvs_ring.buffer_size = size;
1339 }
1340
1341 if (enable) {
1342 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_GEOMETRY,
1343 R600_GS_RING_CONST_BUFFER, &rctx->gs_rings.esgs_ring);
1344 if (rctx->tes_shader) {
1345 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_TESS_EVAL,
1346 R600_GS_RING_CONST_BUFFER, &rctx->gs_rings.gsvs_ring);
1347 } else {
1348 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_VERTEX,
1349 R600_GS_RING_CONST_BUFFER, &rctx->gs_rings.gsvs_ring);
1350 }
1351 } else {
1352 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_GEOMETRY,
1353 R600_GS_RING_CONST_BUFFER, NULL);
1354 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_VERTEX,
1355 R600_GS_RING_CONST_BUFFER, NULL);
1356 r600_set_constant_buffer(&rctx->b.b, PIPE_SHADER_TESS_EVAL,
1357 R600_GS_RING_CONST_BUFFER, NULL);
1358 }
1359 }
1360 }
1361
1362 static void r600_update_clip_state(struct r600_context *rctx,
1363 struct r600_pipe_shader *current)
1364 {
1365 if (current->pa_cl_vs_out_cntl != rctx->clip_misc_state.pa_cl_vs_out_cntl ||
1366 current->shader.clip_dist_write != rctx->clip_misc_state.clip_dist_write ||
1367 current->shader.vs_position_window_space != rctx->clip_misc_state.clip_disable ||
1368 current->shader.vs_out_viewport != rctx->clip_misc_state.vs_out_viewport) {
1369 rctx->clip_misc_state.pa_cl_vs_out_cntl = current->pa_cl_vs_out_cntl;
1370 rctx->clip_misc_state.clip_dist_write = current->shader.clip_dist_write;
1371 rctx->clip_misc_state.clip_disable = current->shader.vs_position_window_space;
1372 rctx->clip_misc_state.vs_out_viewport = current->shader.vs_out_viewport;
1373 r600_mark_atom_dirty(rctx, &rctx->clip_misc_state.atom);
1374 }
1375 }
1376
1377 static void r600_generate_fixed_func_tcs(struct r600_context *rctx)
1378 {
1379 struct ureg_src const0, const1;
1380 struct ureg_dst tessouter, tessinner;
1381 struct ureg_program *ureg = ureg_create(PIPE_SHADER_TESS_CTRL);
1382
1383 if (!ureg)
1384 return; /* if we get here, we're screwed */
1385
1386 assert(!rctx->fixed_func_tcs_shader);
1387
1388 ureg_DECL_constant2D(ureg, 0, 3, R600_LDS_INFO_CONST_BUFFER);
1389 const0 = ureg_src_dimension(ureg_src_register(TGSI_FILE_CONSTANT, 2),
1390 R600_LDS_INFO_CONST_BUFFER);
1391 const1 = ureg_src_dimension(ureg_src_register(TGSI_FILE_CONSTANT, 3),
1392 R600_LDS_INFO_CONST_BUFFER);
1393
1394 tessouter = ureg_DECL_output(ureg, TGSI_SEMANTIC_TESSOUTER, 0);
1395 tessinner = ureg_DECL_output(ureg, TGSI_SEMANTIC_TESSINNER, 0);
1396
1397 ureg_MOV(ureg, tessouter, const0);
1398 ureg_MOV(ureg, tessinner, const1);
1399 ureg_END(ureg);
1400
1401 rctx->fixed_func_tcs_shader =
1402 ureg_create_shader_and_destroy(ureg, &rctx->b.b);
1403 }
1404
1405 #define SELECT_SHADER_OR_FAIL(x) do { \
1406 r600_shader_select(ctx, rctx->x##_shader, &x##_dirty); \
1407 if (unlikely(!rctx->x##_shader->current)) \
1408 return false; \
1409 } while(0)
1410
1411 #define UPDATE_SHADER(hw, sw) do { \
1412 if (sw##_dirty || (rctx->hw_shader_stages[(hw)].shader != rctx->sw##_shader->current)) \
1413 update_shader_atom(ctx, &rctx->hw_shader_stages[(hw)], rctx->sw##_shader->current); \
1414 } while(0)
1415
1416 #define UPDATE_SHADER_CLIP(hw, sw) do { \
1417 if (sw##_dirty || (rctx->hw_shader_stages[(hw)].shader != rctx->sw##_shader->current)) { \
1418 update_shader_atom(ctx, &rctx->hw_shader_stages[(hw)], rctx->sw##_shader->current); \
1419 clip_so_current = rctx->sw##_shader->current; \
1420 } \
1421 } while(0)
1422
1423 #define UPDATE_SHADER_GS(hw, hw2, sw) do { \
1424 if (sw##_dirty || (rctx->hw_shader_stages[(hw)].shader != rctx->sw##_shader->current)) { \
1425 update_shader_atom(ctx, &rctx->hw_shader_stages[(hw)], rctx->sw##_shader->current); \
1426 update_shader_atom(ctx, &rctx->hw_shader_stages[(hw2)], rctx->sw##_shader->current->gs_copy_shader); \
1427 clip_so_current = rctx->sw##_shader->current->gs_copy_shader; \
1428 } \
1429 } while(0)
1430
1431 #define SET_NULL_SHADER(hw) do { \
1432 if (rctx->hw_shader_stages[(hw)].shader) \
1433 update_shader_atom(ctx, &rctx->hw_shader_stages[(hw)], NULL); \
1434 } while (0)
1435
1436 static bool r600_update_derived_state(struct r600_context *rctx)
1437 {
1438 struct pipe_context * ctx = (struct pipe_context*)rctx;
1439 bool ps_dirty = false, vs_dirty = false, gs_dirty = false;
1440 bool tcs_dirty = false, tes_dirty = false, fixed_func_tcs_dirty = false;
1441 bool blend_disable;
1442 bool need_buf_const;
1443 struct r600_pipe_shader *clip_so_current = NULL;
1444
1445 if (!rctx->blitter->running) {
1446 unsigned i;
1447 unsigned counter;
1448
1449 counter = p_atomic_read(&rctx->screen->b.compressed_colortex_counter);
1450 if (counter != rctx->b.last_compressed_colortex_counter) {
1451 rctx->b.last_compressed_colortex_counter = counter;
1452
1453 for (i = 0; i < PIPE_SHADER_TYPES; ++i) {
1454 r600_update_compressed_colortex_mask(&rctx->samplers[i].views);
1455 }
1456 }
1457
1458 /* Decompress textures if needed. */
1459 for (i = 0; i < PIPE_SHADER_TYPES; i++) {
1460 struct r600_samplerview_state *views = &rctx->samplers[i].views;
1461 if (views->compressed_depthtex_mask) {
1462 r600_decompress_depth_textures(rctx, views);
1463 }
1464 if (views->compressed_colortex_mask) {
1465 r600_decompress_color_textures(rctx, views);
1466 }
1467 }
1468 }
1469
1470 SELECT_SHADER_OR_FAIL(ps);
1471
1472 r600_mark_atom_dirty(rctx, &rctx->shader_stages.atom);
1473
1474 update_gs_block_state(rctx, rctx->gs_shader != NULL);
1475
1476 if (rctx->gs_shader)
1477 SELECT_SHADER_OR_FAIL(gs);
1478
1479 /* Hull Shader */
1480 if (rctx->tcs_shader) {
1481 SELECT_SHADER_OR_FAIL(tcs);
1482
1483 UPDATE_SHADER(EG_HW_STAGE_HS, tcs);
1484 } else if (rctx->tes_shader) {
1485 if (!rctx->fixed_func_tcs_shader) {
1486 r600_generate_fixed_func_tcs(rctx);
1487 if (!rctx->fixed_func_tcs_shader)
1488 return false;
1489
1490 }
1491 SELECT_SHADER_OR_FAIL(fixed_func_tcs);
1492
1493 UPDATE_SHADER(EG_HW_STAGE_HS, fixed_func_tcs);
1494 } else
1495 SET_NULL_SHADER(EG_HW_STAGE_HS);
1496
1497 if (rctx->tes_shader) {
1498 SELECT_SHADER_OR_FAIL(tes);
1499 }
1500
1501 SELECT_SHADER_OR_FAIL(vs);
1502
1503 if (rctx->gs_shader) {
1504 if (!rctx->shader_stages.geom_enable) {
1505 rctx->shader_stages.geom_enable = true;
1506 r600_mark_atom_dirty(rctx, &rctx->shader_stages.atom);
1507 }
1508
1509 /* gs_shader provides GS and VS (copy shader) */
1510 UPDATE_SHADER_GS(R600_HW_STAGE_GS, R600_HW_STAGE_VS, gs);
1511
1512 /* vs_shader is used as ES */
1513
1514 if (rctx->tes_shader) {
1515 /* VS goes to LS, TES goes to ES */
1516 UPDATE_SHADER(R600_HW_STAGE_ES, tes);
1517 UPDATE_SHADER(EG_HW_STAGE_LS, vs);
1518 } else {
1519 /* vs_shader is used as ES */
1520 UPDATE_SHADER(R600_HW_STAGE_ES, vs);
1521 SET_NULL_SHADER(EG_HW_STAGE_LS);
1522 }
1523 } else {
1524 if (unlikely(rctx->hw_shader_stages[R600_HW_STAGE_GS].shader)) {
1525 SET_NULL_SHADER(R600_HW_STAGE_GS);
1526 SET_NULL_SHADER(R600_HW_STAGE_ES);
1527 rctx->shader_stages.geom_enable = false;
1528 r600_mark_atom_dirty(rctx, &rctx->shader_stages.atom);
1529 }
1530
1531 if (rctx->tes_shader) {
1532 /* if TES is loaded and no geometry, TES runs on hw VS, VS runs on hw LS */
1533 UPDATE_SHADER_CLIP(R600_HW_STAGE_VS, tes);
1534 UPDATE_SHADER(EG_HW_STAGE_LS, vs);
1535 } else {
1536 SET_NULL_SHADER(EG_HW_STAGE_LS);
1537 UPDATE_SHADER_CLIP(R600_HW_STAGE_VS, vs);
1538 }
1539 }
1540
1541 /* Update clip misc state. */
1542 if (clip_so_current) {
1543 r600_update_clip_state(rctx, clip_so_current);
1544 rctx->b.streamout.enabled_stream_buffers_mask = clip_so_current->enabled_stream_buffers_mask;
1545 }
1546
1547 if (unlikely(ps_dirty || rctx->hw_shader_stages[R600_HW_STAGE_PS].shader != rctx->ps_shader->current ||
1548 rctx->rasterizer->sprite_coord_enable != rctx->ps_shader->current->sprite_coord_enable ||
1549 rctx->rasterizer->flatshade != rctx->ps_shader->current->flatshade)) {
1550
1551 if (rctx->cb_misc_state.nr_ps_color_outputs != rctx->ps_shader->current->nr_ps_color_outputs) {
1552 rctx->cb_misc_state.nr_ps_color_outputs = rctx->ps_shader->current->nr_ps_color_outputs;
1553 r600_mark_atom_dirty(rctx, &rctx->cb_misc_state.atom);
1554 }
1555
1556 if (rctx->b.chip_class <= R700) {
1557 bool multiwrite = rctx->ps_shader->current->shader.fs_write_all;
1558
1559 if (rctx->cb_misc_state.multiwrite != multiwrite) {
1560 rctx->cb_misc_state.multiwrite = multiwrite;
1561 r600_mark_atom_dirty(rctx, &rctx->cb_misc_state.atom);
1562 }
1563 }
1564
1565 if (unlikely(!ps_dirty && rctx->ps_shader && rctx->rasterizer &&
1566 ((rctx->rasterizer->sprite_coord_enable != rctx->ps_shader->current->sprite_coord_enable) ||
1567 (rctx->rasterizer->flatshade != rctx->ps_shader->current->flatshade)))) {
1568
1569 if (rctx->b.chip_class >= EVERGREEN)
1570 evergreen_update_ps_state(ctx, rctx->ps_shader->current);
1571 else
1572 r600_update_ps_state(ctx, rctx->ps_shader->current);
1573 }
1574
1575 r600_mark_atom_dirty(rctx, &rctx->shader_stages.atom);
1576 }
1577 UPDATE_SHADER(R600_HW_STAGE_PS, ps);
1578
1579 if (rctx->b.chip_class >= EVERGREEN) {
1580 evergreen_update_db_shader_control(rctx);
1581 } else {
1582 r600_update_db_shader_control(rctx);
1583 }
1584
1585 /* on R600 we stuff masks + txq info into one constant buffer */
1586 /* on evergreen we only need a txq info one */
1587 if (rctx->ps_shader) {
1588 need_buf_const = rctx->ps_shader->current->shader.uses_tex_buffers || rctx->ps_shader->current->shader.has_txq_cube_array_z_comp;
1589 if (need_buf_const) {
1590 if (rctx->b.chip_class < EVERGREEN)
1591 r600_setup_buffer_constants(rctx, PIPE_SHADER_FRAGMENT);
1592 else
1593 eg_setup_buffer_constants(rctx, PIPE_SHADER_FRAGMENT);
1594 }
1595 }
1596
1597 if (rctx->vs_shader) {
1598 need_buf_const = rctx->vs_shader->current->shader.uses_tex_buffers || rctx->vs_shader->current->shader.has_txq_cube_array_z_comp;
1599 if (need_buf_const) {
1600 if (rctx->b.chip_class < EVERGREEN)
1601 r600_setup_buffer_constants(rctx, PIPE_SHADER_VERTEX);
1602 else
1603 eg_setup_buffer_constants(rctx, PIPE_SHADER_VERTEX);
1604 }
1605 }
1606
1607 if (rctx->gs_shader) {
1608 need_buf_const = rctx->gs_shader->current->shader.uses_tex_buffers || rctx->gs_shader->current->shader.has_txq_cube_array_z_comp;
1609 if (need_buf_const) {
1610 if (rctx->b.chip_class < EVERGREEN)
1611 r600_setup_buffer_constants(rctx, PIPE_SHADER_GEOMETRY);
1612 else
1613 eg_setup_buffer_constants(rctx, PIPE_SHADER_GEOMETRY);
1614 }
1615 }
1616
1617 r600_update_driver_const_buffers(rctx);
1618
1619 if (rctx->b.chip_class < EVERGREEN && rctx->ps_shader && rctx->vs_shader) {
1620 if (!r600_adjust_gprs(rctx)) {
1621 /* discard rendering */
1622 return false;
1623 }
1624 }
1625
1626 if (rctx->b.chip_class == EVERGREEN) {
1627 if (!evergreen_adjust_gprs(rctx)) {
1628 /* discard rendering */
1629 return false;
1630 }
1631 }
1632
1633 blend_disable = (rctx->dual_src_blend &&
1634 rctx->ps_shader->current->nr_ps_color_outputs < 2);
1635
1636 if (blend_disable != rctx->force_blend_disable) {
1637 rctx->force_blend_disable = blend_disable;
1638 r600_bind_blend_state_internal(rctx,
1639 rctx->blend_state.cso,
1640 blend_disable);
1641 }
1642
1643 return true;
1644 }
1645
1646 void r600_emit_clip_misc_state(struct r600_context *rctx, struct r600_atom *atom)
1647 {
1648 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1649 struct r600_clip_misc_state *state = &rctx->clip_misc_state;
1650
1651 radeon_set_context_reg(cs, R_028810_PA_CL_CLIP_CNTL,
1652 state->pa_cl_clip_cntl |
1653 (state->clip_dist_write ? 0 : state->clip_plane_enable & 0x3F) |
1654 S_028810_CLIP_DISABLE(state->clip_disable));
1655 radeon_set_context_reg(cs, R_02881C_PA_CL_VS_OUT_CNTL,
1656 state->pa_cl_vs_out_cntl |
1657 (state->clip_plane_enable & state->clip_dist_write));
1658 /* reuse needs to be set off if we write oViewport */
1659 if (rctx->b.chip_class >= EVERGREEN)
1660 radeon_set_context_reg(cs, R_028AB4_VGT_REUSE_OFF,
1661 S_028AB4_REUSE_OFF(state->vs_out_viewport));
1662 }
1663
1664 static void r600_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *dinfo)
1665 {
1666 struct r600_context *rctx = (struct r600_context *)ctx;
1667 struct pipe_draw_info info = *dinfo;
1668 struct pipe_index_buffer ib = {};
1669 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
1670 bool render_cond_bit = rctx->b.render_cond && !rctx->b.render_cond_force_off;
1671 uint64_t mask;
1672 unsigned num_patches, dirty_fb_counter;
1673
1674 if (!info.indirect && !info.count && (info.indexed || !info.count_from_stream_output)) {
1675 return;
1676 }
1677
1678 if (!rctx->vs_shader || !rctx->ps_shader) {
1679 assert(0);
1680 return;
1681 }
1682
1683 /* make sure that the gfx ring is only one active */
1684 if (rctx->b.dma.cs && rctx->b.dma.cs->cdw) {
1685 rctx->b.dma.flush(rctx, RADEON_FLUSH_ASYNC, NULL);
1686 }
1687
1688 /* Re-emit the framebuffer state if needed. */
1689 dirty_fb_counter = p_atomic_read(&rctx->b.screen->dirty_fb_counter);
1690 if (dirty_fb_counter != rctx->b.last_dirty_fb_counter) {
1691 rctx->b.last_dirty_fb_counter = dirty_fb_counter;
1692 r600_mark_atom_dirty(rctx, &rctx->framebuffer.atom);
1693 }
1694
1695 if (!r600_update_derived_state(rctx)) {
1696 /* useless to render because current rendering command
1697 * can't be achieved
1698 */
1699 return;
1700 }
1701
1702 if (info.indexed) {
1703 /* Initialize the index buffer struct. */
1704 pipe_resource_reference(&ib.buffer, rctx->index_buffer.buffer);
1705 ib.user_buffer = rctx->index_buffer.user_buffer;
1706 ib.index_size = rctx->index_buffer.index_size;
1707 ib.offset = rctx->index_buffer.offset;
1708 if (!info.indirect) {
1709 ib.offset += info.start * ib.index_size;
1710 }
1711
1712 /* Translate 8-bit indices to 16-bit. */
1713 if (unlikely(ib.index_size == 1)) {
1714 struct pipe_resource *out_buffer = NULL;
1715 unsigned out_offset;
1716 void *ptr;
1717 unsigned start, count;
1718
1719 if (likely(!info.indirect)) {
1720 start = 0;
1721 count = info.count;
1722 }
1723 else {
1724 /* Have to get start/count from indirect buffer, slow path ahead... */
1725 struct r600_resource *indirect_resource = (struct r600_resource *)info.indirect;
1726 unsigned *data = r600_buffer_map_sync_with_rings(&rctx->b, indirect_resource,
1727 PIPE_TRANSFER_READ);
1728 if (data) {
1729 data += info.indirect_offset / sizeof(unsigned);
1730 start = data[2] * ib.index_size;
1731 count = data[0];
1732 }
1733 else {
1734 start = 0;
1735 count = 0;
1736 }
1737 }
1738
1739 u_upload_alloc(rctx->b.uploader, start, count * 2, 256,
1740 &out_offset, &out_buffer, &ptr);
1741
1742 util_shorten_ubyte_elts_to_userptr(
1743 &rctx->b.b, &ib, 0, ib.offset + start, count, ptr);
1744
1745 pipe_resource_reference(&ib.buffer, NULL);
1746 ib.user_buffer = NULL;
1747 ib.buffer = out_buffer;
1748 ib.offset = out_offset;
1749 ib.index_size = 2;
1750 }
1751
1752 /* Upload the index buffer.
1753 * The upload is skipped for small index counts on little-endian machines
1754 * and the indices are emitted via PKT3_DRAW_INDEX_IMMD.
1755 * Indirect draws never use immediate indices.
1756 * Note: Instanced rendering in combination with immediate indices hangs. */
1757 if (ib.user_buffer && (R600_BIG_ENDIAN || info.indirect ||
1758 info.instance_count > 1 ||
1759 info.count*ib.index_size > 20)) {
1760 u_upload_data(rctx->b.uploader, 0, info.count * ib.index_size, 256,
1761 ib.user_buffer, &ib.offset, &ib.buffer);
1762 ib.user_buffer = NULL;
1763 }
1764 } else {
1765 info.index_bias = info.start;
1766 }
1767
1768 /* Set the index offset and primitive restart. */
1769 if (rctx->vgt_state.vgt_multi_prim_ib_reset_en != info.primitive_restart ||
1770 rctx->vgt_state.vgt_multi_prim_ib_reset_indx != info.restart_index ||
1771 rctx->vgt_state.vgt_indx_offset != info.index_bias ||
1772 (rctx->vgt_state.last_draw_was_indirect && !info.indirect)) {
1773 rctx->vgt_state.vgt_multi_prim_ib_reset_en = info.primitive_restart;
1774 rctx->vgt_state.vgt_multi_prim_ib_reset_indx = info.restart_index;
1775 rctx->vgt_state.vgt_indx_offset = info.index_bias;
1776 r600_mark_atom_dirty(rctx, &rctx->vgt_state.atom);
1777 }
1778
1779 /* Workaround for hardware deadlock on certain R600 ASICs: write into a CB register. */
1780 if (rctx->b.chip_class == R600) {
1781 rctx->b.flags |= R600_CONTEXT_PS_PARTIAL_FLUSH;
1782 r600_mark_atom_dirty(rctx, &rctx->cb_misc_state.atom);
1783 }
1784
1785 if (rctx->b.chip_class >= EVERGREEN)
1786 evergreen_setup_tess_constants(rctx, &info, &num_patches);
1787
1788 /* Emit states. */
1789 r600_need_cs_space(rctx, ib.user_buffer ? 5 : 0, TRUE);
1790 r600_flush_emit(rctx);
1791
1792 mask = rctx->dirty_atoms;
1793 while (mask != 0) {
1794 r600_emit_atom(rctx, rctx->atoms[u_bit_scan64(&mask)]);
1795 }
1796
1797 if (rctx->b.chip_class == CAYMAN) {
1798 /* Copied from radeonsi. */
1799 unsigned primgroup_size = 128; /* recommended without a GS */
1800 bool ia_switch_on_eop = false;
1801 bool partial_vs_wave = false;
1802
1803 if (rctx->gs_shader)
1804 primgroup_size = 64; /* recommended with a GS */
1805
1806 if ((rctx->rasterizer && rctx->rasterizer->pa_sc_line_stipple) ||
1807 (rctx->b.screen->debug_flags & DBG_SWITCH_ON_EOP)) {
1808 ia_switch_on_eop = true;
1809 }
1810
1811 if (r600_get_strmout_en(&rctx->b))
1812 partial_vs_wave = true;
1813
1814 radeon_set_context_reg(cs, CM_R_028AA8_IA_MULTI_VGT_PARAM,
1815 S_028AA8_SWITCH_ON_EOP(ia_switch_on_eop) |
1816 S_028AA8_PARTIAL_VS_WAVE_ON(partial_vs_wave) |
1817 S_028AA8_PRIMGROUP_SIZE(primgroup_size - 1));
1818 }
1819
1820 if (rctx->b.chip_class >= EVERGREEN) {
1821 uint32_t ls_hs_config = evergreen_get_ls_hs_config(rctx, &info,
1822 num_patches);
1823
1824 evergreen_set_ls_hs_config(rctx, cs, ls_hs_config);
1825 evergreen_set_lds_alloc(rctx, cs, rctx->lds_alloc);
1826 }
1827
1828 /* On R6xx, CULL_FRONT=1 culls all points, lines, and rectangles,
1829 * even though it should have no effect on those. */
1830 if (rctx->b.chip_class == R600 && rctx->rasterizer) {
1831 unsigned su_sc_mode_cntl = rctx->rasterizer->pa_su_sc_mode_cntl;
1832 unsigned prim = info.mode;
1833
1834 if (rctx->gs_shader) {
1835 prim = rctx->gs_shader->gs_output_prim;
1836 }
1837 prim = r600_conv_prim_to_gs_out(prim); /* decrease the number of types to 3 */
1838
1839 if (prim == V_028A6C_OUTPRIM_TYPE_POINTLIST ||
1840 prim == V_028A6C_OUTPRIM_TYPE_LINESTRIP ||
1841 info.mode == R600_PRIM_RECTANGLE_LIST) {
1842 su_sc_mode_cntl &= C_028814_CULL_FRONT;
1843 }
1844 radeon_set_context_reg(cs, R_028814_PA_SU_SC_MODE_CNTL, su_sc_mode_cntl);
1845 }
1846
1847 /* Update start instance. */
1848 if (!info.indirect && rctx->last_start_instance != info.start_instance) {
1849 radeon_set_ctl_const(cs, R_03CFF4_SQ_VTX_START_INST_LOC, info.start_instance);
1850 rctx->last_start_instance = info.start_instance;
1851 }
1852
1853 /* Update the primitive type. */
1854 if (rctx->last_primitive_type != info.mode) {
1855 unsigned ls_mask = 0;
1856
1857 if (info.mode == PIPE_PRIM_LINES)
1858 ls_mask = 1;
1859 else if (info.mode == PIPE_PRIM_LINE_STRIP ||
1860 info.mode == PIPE_PRIM_LINE_LOOP)
1861 ls_mask = 2;
1862
1863 radeon_set_context_reg(cs, R_028A0C_PA_SC_LINE_STIPPLE,
1864 S_028A0C_AUTO_RESET_CNTL(ls_mask) |
1865 (rctx->rasterizer ? rctx->rasterizer->pa_sc_line_stipple : 0));
1866 radeon_set_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE,
1867 r600_conv_pipe_prim(info.mode));
1868
1869 rctx->last_primitive_type = info.mode;
1870 }
1871
1872 /* Draw packets. */
1873 if (!info.indirect) {
1874 cs->buf[cs->cdw++] = PKT3(PKT3_NUM_INSTANCES, 0, 0);
1875 cs->buf[cs->cdw++] = info.instance_count;
1876 }
1877
1878 if (unlikely(info.indirect)) {
1879 uint64_t va = r600_resource(info.indirect)->gpu_address;
1880 assert(rctx->b.chip_class >= EVERGREEN);
1881
1882 // Invalidate so non-indirect draw calls reset this state
1883 rctx->vgt_state.last_draw_was_indirect = true;
1884 rctx->last_start_instance = -1;
1885
1886 cs->buf[cs->cdw++] = PKT3(EG_PKT3_SET_BASE, 2, 0);
1887 cs->buf[cs->cdw++] = EG_DRAW_INDEX_INDIRECT_PATCH_TABLE_BASE;
1888 cs->buf[cs->cdw++] = va;
1889 cs->buf[cs->cdw++] = (va >> 32UL) & 0xFF;
1890
1891 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
1892 cs->buf[cs->cdw++] = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx,
1893 (struct r600_resource*)info.indirect,
1894 RADEON_USAGE_READ,
1895 RADEON_PRIO_DRAW_INDIRECT);
1896 }
1897
1898 if (info.indexed) {
1899 cs->buf[cs->cdw++] = PKT3(PKT3_INDEX_TYPE, 0, 0);
1900 cs->buf[cs->cdw++] = ib.index_size == 4 ?
1901 (VGT_INDEX_32 | (R600_BIG_ENDIAN ? VGT_DMA_SWAP_32_BIT : 0)) :
1902 (VGT_INDEX_16 | (R600_BIG_ENDIAN ? VGT_DMA_SWAP_16_BIT : 0));
1903
1904 if (ib.user_buffer) {
1905 unsigned size_bytes = info.count*ib.index_size;
1906 unsigned size_dw = align(size_bytes, 4) / 4;
1907 cs->buf[cs->cdw++] = PKT3(PKT3_DRAW_INDEX_IMMD, 1 + size_dw, render_cond_bit);
1908 cs->buf[cs->cdw++] = info.count;
1909 cs->buf[cs->cdw++] = V_0287F0_DI_SRC_SEL_IMMEDIATE;
1910 memcpy(cs->buf+cs->cdw, ib.user_buffer, size_bytes);
1911 cs->cdw += size_dw;
1912 } else {
1913 uint64_t va = r600_resource(ib.buffer)->gpu_address + ib.offset;
1914
1915 if (likely(!info.indirect)) {
1916 cs->buf[cs->cdw++] = PKT3(PKT3_DRAW_INDEX, 3, render_cond_bit);
1917 cs->buf[cs->cdw++] = va;
1918 cs->buf[cs->cdw++] = (va >> 32UL) & 0xFF;
1919 cs->buf[cs->cdw++] = info.count;
1920 cs->buf[cs->cdw++] = V_0287F0_DI_SRC_SEL_DMA;
1921 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
1922 cs->buf[cs->cdw++] = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx,
1923 (struct r600_resource*)ib.buffer,
1924 RADEON_USAGE_READ,
1925 RADEON_PRIO_INDEX_BUFFER);
1926 }
1927 else {
1928 uint32_t max_size = (ib.buffer->width0 - ib.offset) / ib.index_size;
1929
1930 cs->buf[cs->cdw++] = PKT3(EG_PKT3_INDEX_BASE, 1, 0);
1931 cs->buf[cs->cdw++] = va;
1932 cs->buf[cs->cdw++] = (va >> 32UL) & 0xFF;
1933
1934 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
1935 cs->buf[cs->cdw++] = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx,
1936 (struct r600_resource*)ib.buffer,
1937 RADEON_USAGE_READ,
1938 RADEON_PRIO_INDEX_BUFFER);
1939
1940 cs->buf[cs->cdw++] = PKT3(EG_PKT3_INDEX_BUFFER_SIZE, 0, 0);
1941 cs->buf[cs->cdw++] = max_size;
1942
1943 cs->buf[cs->cdw++] = PKT3(EG_PKT3_DRAW_INDEX_INDIRECT, 1, render_cond_bit);
1944 cs->buf[cs->cdw++] = info.indirect_offset;
1945 cs->buf[cs->cdw++] = V_0287F0_DI_SRC_SEL_DMA;
1946 }
1947 }
1948 } else {
1949 if (unlikely(info.count_from_stream_output)) {
1950 struct r600_so_target *t = (struct r600_so_target*)info.count_from_stream_output;
1951 uint64_t va = t->buf_filled_size->gpu_address + t->buf_filled_size_offset;
1952
1953 radeon_set_context_reg(cs, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE, t->stride_in_dw);
1954
1955 cs->buf[cs->cdw++] = PKT3(PKT3_COPY_DW, 4, 0);
1956 cs->buf[cs->cdw++] = COPY_DW_SRC_IS_MEM | COPY_DW_DST_IS_REG;
1957 cs->buf[cs->cdw++] = va & 0xFFFFFFFFUL; /* src address lo */
1958 cs->buf[cs->cdw++] = (va >> 32UL) & 0xFFUL; /* src address hi */
1959 cs->buf[cs->cdw++] = R_028B2C_VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE >> 2; /* dst register */
1960 cs->buf[cs->cdw++] = 0; /* unused */
1961
1962 cs->buf[cs->cdw++] = PKT3(PKT3_NOP, 0, 0);
1963 cs->buf[cs->cdw++] = radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx,
1964 t->buf_filled_size, RADEON_USAGE_READ,
1965 RADEON_PRIO_SO_FILLED_SIZE);
1966 }
1967
1968 if (likely(!info.indirect)) {
1969 cs->buf[cs->cdw++] = PKT3(PKT3_DRAW_INDEX_AUTO, 1, render_cond_bit);
1970 cs->buf[cs->cdw++] = info.count;
1971 }
1972 else {
1973 cs->buf[cs->cdw++] = PKT3(EG_PKT3_DRAW_INDIRECT, 1, render_cond_bit);
1974 cs->buf[cs->cdw++] = info.indirect_offset;
1975 }
1976 cs->buf[cs->cdw++] = V_0287F0_DI_SRC_SEL_AUTO_INDEX |
1977 (info.count_from_stream_output ? S_0287F0_USE_OPAQUE(1) : 0);
1978 }
1979
1980 /* SMX returns CONTEXT_DONE too early workaround */
1981 if (rctx->b.family == CHIP_R600 ||
1982 rctx->b.family == CHIP_RV610 ||
1983 rctx->b.family == CHIP_RV630 ||
1984 rctx->b.family == CHIP_RV635) {
1985 /* if we have gs shader or streamout
1986 we need to do a wait idle after every draw */
1987 if (rctx->gs_shader || r600_get_strmout_en(&rctx->b)) {
1988 radeon_set_config_reg(cs, R_008040_WAIT_UNTIL, S_008040_WAIT_3D_IDLE(1));
1989 }
1990 }
1991
1992 /* ES ring rolling over at EOP - workaround */
1993 if (rctx->b.chip_class == R600) {
1994 cs->buf[cs->cdw++] = PKT3(PKT3_EVENT_WRITE, 0, 0);
1995 cs->buf[cs->cdw++] = EVENT_TYPE(EVENT_TYPE_SQ_NON_EVENT);
1996 }
1997
1998 /* Set the depth buffer as dirty. */
1999 if (rctx->framebuffer.state.zsbuf) {
2000 struct pipe_surface *surf = rctx->framebuffer.state.zsbuf;
2001 struct r600_texture *rtex = (struct r600_texture *)surf->texture;
2002
2003 rtex->dirty_level_mask |= 1 << surf->u.tex.level;
2004
2005 if (rtex->surface.flags & RADEON_SURF_SBUFFER)
2006 rtex->stencil_dirty_level_mask |= 1 << surf->u.tex.level;
2007 }
2008 if (rctx->framebuffer.compressed_cb_mask) {
2009 struct pipe_surface *surf;
2010 struct r600_texture *rtex;
2011 unsigned mask = rctx->framebuffer.compressed_cb_mask;
2012
2013 do {
2014 unsigned i = u_bit_scan(&mask);
2015 surf = rctx->framebuffer.state.cbufs[i];
2016 rtex = (struct r600_texture*)surf->texture;
2017
2018 rtex->dirty_level_mask |= 1 << surf->u.tex.level;
2019
2020 } while (mask);
2021 }
2022
2023 pipe_resource_reference(&ib.buffer, NULL);
2024 rctx->b.num_draw_calls++;
2025 }
2026
2027 uint32_t r600_translate_stencil_op(int s_op)
2028 {
2029 switch (s_op) {
2030 case PIPE_STENCIL_OP_KEEP:
2031 return V_028800_STENCIL_KEEP;
2032 case PIPE_STENCIL_OP_ZERO:
2033 return V_028800_STENCIL_ZERO;
2034 case PIPE_STENCIL_OP_REPLACE:
2035 return V_028800_STENCIL_REPLACE;
2036 case PIPE_STENCIL_OP_INCR:
2037 return V_028800_STENCIL_INCR;
2038 case PIPE_STENCIL_OP_DECR:
2039 return V_028800_STENCIL_DECR;
2040 case PIPE_STENCIL_OP_INCR_WRAP:
2041 return V_028800_STENCIL_INCR_WRAP;
2042 case PIPE_STENCIL_OP_DECR_WRAP:
2043 return V_028800_STENCIL_DECR_WRAP;
2044 case PIPE_STENCIL_OP_INVERT:
2045 return V_028800_STENCIL_INVERT;
2046 default:
2047 R600_ERR("Unknown stencil op %d", s_op);
2048 assert(0);
2049 break;
2050 }
2051 return 0;
2052 }
2053
2054 uint32_t r600_translate_fill(uint32_t func)
2055 {
2056 switch(func) {
2057 case PIPE_POLYGON_MODE_FILL:
2058 return 2;
2059 case PIPE_POLYGON_MODE_LINE:
2060 return 1;
2061 case PIPE_POLYGON_MODE_POINT:
2062 return 0;
2063 default:
2064 assert(0);
2065 return 0;
2066 }
2067 }
2068
2069 unsigned r600_tex_wrap(unsigned wrap)
2070 {
2071 switch (wrap) {
2072 default:
2073 case PIPE_TEX_WRAP_REPEAT:
2074 return V_03C000_SQ_TEX_WRAP;
2075 case PIPE_TEX_WRAP_CLAMP:
2076 return V_03C000_SQ_TEX_CLAMP_HALF_BORDER;
2077 case PIPE_TEX_WRAP_CLAMP_TO_EDGE:
2078 return V_03C000_SQ_TEX_CLAMP_LAST_TEXEL;
2079 case PIPE_TEX_WRAP_CLAMP_TO_BORDER:
2080 return V_03C000_SQ_TEX_CLAMP_BORDER;
2081 case PIPE_TEX_WRAP_MIRROR_REPEAT:
2082 return V_03C000_SQ_TEX_MIRROR;
2083 case PIPE_TEX_WRAP_MIRROR_CLAMP:
2084 return V_03C000_SQ_TEX_MIRROR_ONCE_HALF_BORDER;
2085 case PIPE_TEX_WRAP_MIRROR_CLAMP_TO_EDGE:
2086 return V_03C000_SQ_TEX_MIRROR_ONCE_LAST_TEXEL;
2087 case PIPE_TEX_WRAP_MIRROR_CLAMP_TO_BORDER:
2088 return V_03C000_SQ_TEX_MIRROR_ONCE_BORDER;
2089 }
2090 }
2091
2092 unsigned r600_tex_mipfilter(unsigned filter)
2093 {
2094 switch (filter) {
2095 case PIPE_TEX_MIPFILTER_NEAREST:
2096 return V_03C000_SQ_TEX_Z_FILTER_POINT;
2097 case PIPE_TEX_MIPFILTER_LINEAR:
2098 return V_03C000_SQ_TEX_Z_FILTER_LINEAR;
2099 default:
2100 case PIPE_TEX_MIPFILTER_NONE:
2101 return V_03C000_SQ_TEX_Z_FILTER_NONE;
2102 }
2103 }
2104
2105 unsigned r600_tex_compare(unsigned compare)
2106 {
2107 switch (compare) {
2108 default:
2109 case PIPE_FUNC_NEVER:
2110 return V_03C000_SQ_TEX_DEPTH_COMPARE_NEVER;
2111 case PIPE_FUNC_LESS:
2112 return V_03C000_SQ_TEX_DEPTH_COMPARE_LESS;
2113 case PIPE_FUNC_EQUAL:
2114 return V_03C000_SQ_TEX_DEPTH_COMPARE_EQUAL;
2115 case PIPE_FUNC_LEQUAL:
2116 return V_03C000_SQ_TEX_DEPTH_COMPARE_LESSEQUAL;
2117 case PIPE_FUNC_GREATER:
2118 return V_03C000_SQ_TEX_DEPTH_COMPARE_GREATER;
2119 case PIPE_FUNC_NOTEQUAL:
2120 return V_03C000_SQ_TEX_DEPTH_COMPARE_NOTEQUAL;
2121 case PIPE_FUNC_GEQUAL:
2122 return V_03C000_SQ_TEX_DEPTH_COMPARE_GREATEREQUAL;
2123 case PIPE_FUNC_ALWAYS:
2124 return V_03C000_SQ_TEX_DEPTH_COMPARE_ALWAYS;
2125 }
2126 }
2127
2128 static bool wrap_mode_uses_border_color(unsigned wrap, bool linear_filter)
2129 {
2130 return wrap == PIPE_TEX_WRAP_CLAMP_TO_BORDER ||
2131 wrap == PIPE_TEX_WRAP_MIRROR_CLAMP_TO_BORDER ||
2132 (linear_filter &&
2133 (wrap == PIPE_TEX_WRAP_CLAMP ||
2134 wrap == PIPE_TEX_WRAP_MIRROR_CLAMP));
2135 }
2136
2137 bool sampler_state_needs_border_color(const struct pipe_sampler_state *state)
2138 {
2139 bool linear_filter = state->min_img_filter != PIPE_TEX_FILTER_NEAREST ||
2140 state->mag_img_filter != PIPE_TEX_FILTER_NEAREST;
2141
2142 return (state->border_color.ui[0] || state->border_color.ui[1] ||
2143 state->border_color.ui[2] || state->border_color.ui[3]) &&
2144 (wrap_mode_uses_border_color(state->wrap_s, linear_filter) ||
2145 wrap_mode_uses_border_color(state->wrap_t, linear_filter) ||
2146 wrap_mode_uses_border_color(state->wrap_r, linear_filter));
2147 }
2148
2149 void r600_emit_shader(struct r600_context *rctx, struct r600_atom *a)
2150 {
2151
2152 struct radeon_winsys_cs *cs = rctx->b.gfx.cs;
2153 struct r600_pipe_shader *shader = ((struct r600_shader_state*)a)->shader;
2154
2155 if (!shader)
2156 return;
2157
2158 r600_emit_command_buffer(cs, &shader->command_buffer);
2159 radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
2160 radeon_emit(cs, radeon_add_to_buffer_list(&rctx->b, &rctx->b.gfx, shader->bo,
2161 RADEON_USAGE_READ, RADEON_PRIO_USER_SHADER));
2162 }
2163
2164 unsigned r600_get_swizzle_combined(const unsigned char *swizzle_format,
2165 const unsigned char *swizzle_view,
2166 boolean vtx)
2167 {
2168 unsigned i;
2169 unsigned char swizzle[4];
2170 unsigned result = 0;
2171 const uint32_t tex_swizzle_shift[4] = {
2172 16, 19, 22, 25,
2173 };
2174 const uint32_t vtx_swizzle_shift[4] = {
2175 3, 6, 9, 12,
2176 };
2177 const uint32_t swizzle_bit[4] = {
2178 0, 1, 2, 3,
2179 };
2180 const uint32_t *swizzle_shift = tex_swizzle_shift;
2181
2182 if (vtx)
2183 swizzle_shift = vtx_swizzle_shift;
2184
2185 if (swizzle_view) {
2186 util_format_compose_swizzles(swizzle_format, swizzle_view, swizzle);
2187 } else {
2188 memcpy(swizzle, swizzle_format, 4);
2189 }
2190
2191 /* Get swizzle. */
2192 for (i = 0; i < 4; i++) {
2193 switch (swizzle[i]) {
2194 case PIPE_SWIZZLE_Y:
2195 result |= swizzle_bit[1] << swizzle_shift[i];
2196 break;
2197 case PIPE_SWIZZLE_Z:
2198 result |= swizzle_bit[2] << swizzle_shift[i];
2199 break;
2200 case PIPE_SWIZZLE_W:
2201 result |= swizzle_bit[3] << swizzle_shift[i];
2202 break;
2203 case PIPE_SWIZZLE_0:
2204 result |= V_038010_SQ_SEL_0 << swizzle_shift[i];
2205 break;
2206 case PIPE_SWIZZLE_1:
2207 result |= V_038010_SQ_SEL_1 << swizzle_shift[i];
2208 break;
2209 default: /* PIPE_SWIZZLE_X */
2210 result |= swizzle_bit[0] << swizzle_shift[i];
2211 }
2212 }
2213 return result;
2214 }
2215
2216 /* texture format translate */
2217 uint32_t r600_translate_texformat(struct pipe_screen *screen,
2218 enum pipe_format format,
2219 const unsigned char *swizzle_view,
2220 uint32_t *word4_p, uint32_t *yuv_format_p,
2221 bool do_endian_swap)
2222 {
2223 struct r600_screen *rscreen = (struct r600_screen *)screen;
2224 uint32_t result = 0, word4 = 0, yuv_format = 0;
2225 const struct util_format_description *desc;
2226 boolean uniform = TRUE;
2227 bool is_srgb_valid = FALSE;
2228 const unsigned char swizzle_xxxx[4] = {0, 0, 0, 0};
2229 const unsigned char swizzle_yyyy[4] = {1, 1, 1, 1};
2230 const unsigned char swizzle_xxxy[4] = {0, 0, 0, 1};
2231 const unsigned char swizzle_zyx1[4] = {2, 1, 0, 5};
2232 const unsigned char swizzle_zyxw[4] = {2, 1, 0, 3};
2233
2234 int i;
2235 const uint32_t sign_bit[4] = {
2236 S_038010_FORMAT_COMP_X(V_038010_SQ_FORMAT_COMP_SIGNED),
2237 S_038010_FORMAT_COMP_Y(V_038010_SQ_FORMAT_COMP_SIGNED),
2238 S_038010_FORMAT_COMP_Z(V_038010_SQ_FORMAT_COMP_SIGNED),
2239 S_038010_FORMAT_COMP_W(V_038010_SQ_FORMAT_COMP_SIGNED)
2240 };
2241
2242 /* Need to replace the specified texture formats in case of big-endian.
2243 * These formats are formats that have channels with number of bits
2244 * not divisible by 8.
2245 * Mesa conversion functions don't swap bits for those formats, and because
2246 * we transmit this over a serial bus to the GPU (PCIe), the
2247 * bit-endianess is important!!!
2248 * In case we have an "opposite" format, just use that for the swizzling
2249 * information. If we don't have such an "opposite" format, we need
2250 * to use a fixed swizzle info instead (see below)
2251 */
2252 if (format == PIPE_FORMAT_R4A4_UNORM && do_endian_swap)
2253 format = PIPE_FORMAT_A4R4_UNORM;
2254
2255 desc = util_format_description(format);
2256
2257 /* Depth and stencil swizzling is handled separately. */
2258 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_ZS) {
2259 /* Need to check for specific texture formats that don't have
2260 * an "opposite" format we can use. For those formats, we directly
2261 * specify the swizzling, which is the LE swizzling as defined in
2262 * u_format.csv
2263 */
2264 if (do_endian_swap) {
2265 if (format == PIPE_FORMAT_L4A4_UNORM)
2266 word4 |= r600_get_swizzle_combined(swizzle_xxxy, swizzle_view, FALSE);
2267 else if (format == PIPE_FORMAT_B4G4R4A4_UNORM)
2268 word4 |= r600_get_swizzle_combined(swizzle_zyxw, swizzle_view, FALSE);
2269 else if (format == PIPE_FORMAT_B4G4R4X4_UNORM || format == PIPE_FORMAT_B5G6R5_UNORM)
2270 word4 |= r600_get_swizzle_combined(swizzle_zyx1, swizzle_view, FALSE);
2271 else
2272 word4 |= r600_get_swizzle_combined(desc->swizzle, swizzle_view, FALSE);
2273 } else {
2274 word4 |= r600_get_swizzle_combined(desc->swizzle, swizzle_view, FALSE);
2275 }
2276 }
2277
2278 /* Colorspace (return non-RGB formats directly). */
2279 switch (desc->colorspace) {
2280 /* Depth stencil formats */
2281 case UTIL_FORMAT_COLORSPACE_ZS:
2282 switch (format) {
2283 /* Depth sampler formats. */
2284 case PIPE_FORMAT_Z16_UNORM:
2285 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2286 result = FMT_16;
2287 goto out_word4;
2288 case PIPE_FORMAT_Z24X8_UNORM:
2289 case PIPE_FORMAT_Z24_UNORM_S8_UINT:
2290 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2291 result = FMT_8_24;
2292 goto out_word4;
2293 case PIPE_FORMAT_X8Z24_UNORM:
2294 case PIPE_FORMAT_S8_UINT_Z24_UNORM:
2295 if (rscreen->b.chip_class < EVERGREEN)
2296 goto out_unknown;
2297 word4 |= r600_get_swizzle_combined(swizzle_yyyy, swizzle_view, FALSE);
2298 result = FMT_24_8;
2299 goto out_word4;
2300 case PIPE_FORMAT_Z32_FLOAT:
2301 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2302 result = FMT_32_FLOAT;
2303 goto out_word4;
2304 case PIPE_FORMAT_Z32_FLOAT_S8X24_UINT:
2305 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2306 result = FMT_X24_8_32_FLOAT;
2307 goto out_word4;
2308 /* Stencil sampler formats. */
2309 case PIPE_FORMAT_S8_UINT:
2310 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2311 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2312 result = FMT_8;
2313 goto out_word4;
2314 case PIPE_FORMAT_X24S8_UINT:
2315 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2316 word4 |= r600_get_swizzle_combined(swizzle_yyyy, swizzle_view, FALSE);
2317 result = FMT_8_24;
2318 goto out_word4;
2319 case PIPE_FORMAT_S8X24_UINT:
2320 if (rscreen->b.chip_class < EVERGREEN)
2321 goto out_unknown;
2322 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2323 word4 |= r600_get_swizzle_combined(swizzle_xxxx, swizzle_view, FALSE);
2324 result = FMT_24_8;
2325 goto out_word4;
2326 case PIPE_FORMAT_X32_S8X24_UINT:
2327 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2328 word4 |= r600_get_swizzle_combined(swizzle_yyyy, swizzle_view, FALSE);
2329 result = FMT_X24_8_32_FLOAT;
2330 goto out_word4;
2331 default:
2332 goto out_unknown;
2333 }
2334
2335 case UTIL_FORMAT_COLORSPACE_YUV:
2336 yuv_format |= (1 << 30);
2337 switch (format) {
2338 case PIPE_FORMAT_UYVY:
2339 case PIPE_FORMAT_YUYV:
2340 default:
2341 break;
2342 }
2343 goto out_unknown; /* XXX */
2344
2345 case UTIL_FORMAT_COLORSPACE_SRGB:
2346 word4 |= S_038010_FORCE_DEGAMMA(1);
2347 break;
2348
2349 default:
2350 break;
2351 }
2352
2353 if (desc->layout == UTIL_FORMAT_LAYOUT_RGTC) {
2354 switch (format) {
2355 case PIPE_FORMAT_RGTC1_SNORM:
2356 case PIPE_FORMAT_LATC1_SNORM:
2357 word4 |= sign_bit[0];
2358 case PIPE_FORMAT_RGTC1_UNORM:
2359 case PIPE_FORMAT_LATC1_UNORM:
2360 result = FMT_BC4;
2361 goto out_word4;
2362 case PIPE_FORMAT_RGTC2_SNORM:
2363 case PIPE_FORMAT_LATC2_SNORM:
2364 word4 |= sign_bit[0] | sign_bit[1];
2365 case PIPE_FORMAT_RGTC2_UNORM:
2366 case PIPE_FORMAT_LATC2_UNORM:
2367 result = FMT_BC5;
2368 goto out_word4;
2369 default:
2370 goto out_unknown;
2371 }
2372 }
2373
2374 if (desc->layout == UTIL_FORMAT_LAYOUT_S3TC) {
2375 if (!util_format_s3tc_enabled) {
2376 goto out_unknown;
2377 }
2378
2379 switch (format) {
2380 case PIPE_FORMAT_DXT1_RGB:
2381 case PIPE_FORMAT_DXT1_RGBA:
2382 case PIPE_FORMAT_DXT1_SRGB:
2383 case PIPE_FORMAT_DXT1_SRGBA:
2384 result = FMT_BC1;
2385 is_srgb_valid = TRUE;
2386 goto out_word4;
2387 case PIPE_FORMAT_DXT3_RGBA:
2388 case PIPE_FORMAT_DXT3_SRGBA:
2389 result = FMT_BC2;
2390 is_srgb_valid = TRUE;
2391 goto out_word4;
2392 case PIPE_FORMAT_DXT5_RGBA:
2393 case PIPE_FORMAT_DXT5_SRGBA:
2394 result = FMT_BC3;
2395 is_srgb_valid = TRUE;
2396 goto out_word4;
2397 default:
2398 goto out_unknown;
2399 }
2400 }
2401
2402 if (desc->layout == UTIL_FORMAT_LAYOUT_BPTC) {
2403 if (rscreen->b.chip_class < EVERGREEN)
2404 goto out_unknown;
2405
2406 switch (format) {
2407 case PIPE_FORMAT_BPTC_RGBA_UNORM:
2408 case PIPE_FORMAT_BPTC_SRGBA:
2409 result = FMT_BC7;
2410 is_srgb_valid = TRUE;
2411 goto out_word4;
2412 case PIPE_FORMAT_BPTC_RGB_FLOAT:
2413 word4 |= sign_bit[0] | sign_bit[1] | sign_bit[2];
2414 /* fall through */
2415 case PIPE_FORMAT_BPTC_RGB_UFLOAT:
2416 result = FMT_BC6;
2417 goto out_word4;
2418 default:
2419 goto out_unknown;
2420 }
2421 }
2422
2423 if (desc->layout == UTIL_FORMAT_LAYOUT_SUBSAMPLED) {
2424 switch (format) {
2425 case PIPE_FORMAT_R8G8_B8G8_UNORM:
2426 case PIPE_FORMAT_G8R8_B8R8_UNORM:
2427 result = FMT_GB_GR;
2428 goto out_word4;
2429 case PIPE_FORMAT_G8R8_G8B8_UNORM:
2430 case PIPE_FORMAT_R8G8_R8B8_UNORM:
2431 result = FMT_BG_RG;
2432 goto out_word4;
2433 default:
2434 goto out_unknown;
2435 }
2436 }
2437
2438 if (format == PIPE_FORMAT_R9G9B9E5_FLOAT) {
2439 result = FMT_5_9_9_9_SHAREDEXP;
2440 goto out_word4;
2441 } else if (format == PIPE_FORMAT_R11G11B10_FLOAT) {
2442 result = FMT_10_11_11_FLOAT;
2443 goto out_word4;
2444 }
2445
2446
2447 for (i = 0; i < desc->nr_channels; i++) {
2448 if (desc->channel[i].type == UTIL_FORMAT_TYPE_SIGNED) {
2449 word4 |= sign_bit[i];
2450 }
2451 }
2452
2453 /* R8G8Bx_SNORM - XXX CxV8U8 */
2454
2455 /* See whether the components are of the same size. */
2456 for (i = 1; i < desc->nr_channels; i++) {
2457 uniform = uniform && desc->channel[0].size == desc->channel[i].size;
2458 }
2459
2460 /* Non-uniform formats. */
2461 if (!uniform) {
2462 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB &&
2463 desc->channel[0].pure_integer)
2464 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2465 switch(desc->nr_channels) {
2466 case 3:
2467 if (desc->channel[0].size == 5 &&
2468 desc->channel[1].size == 6 &&
2469 desc->channel[2].size == 5) {
2470 result = FMT_5_6_5;
2471 goto out_word4;
2472 }
2473 goto out_unknown;
2474 case 4:
2475 if (desc->channel[0].size == 5 &&
2476 desc->channel[1].size == 5 &&
2477 desc->channel[2].size == 5 &&
2478 desc->channel[3].size == 1) {
2479 result = FMT_1_5_5_5;
2480 goto out_word4;
2481 }
2482 if (desc->channel[0].size == 10 &&
2483 desc->channel[1].size == 10 &&
2484 desc->channel[2].size == 10 &&
2485 desc->channel[3].size == 2) {
2486 result = FMT_2_10_10_10;
2487 goto out_word4;
2488 }
2489 goto out_unknown;
2490 }
2491 goto out_unknown;
2492 }
2493
2494 /* Find the first non-VOID channel. */
2495 for (i = 0; i < 4; i++) {
2496 if (desc->channel[i].type != UTIL_FORMAT_TYPE_VOID) {
2497 break;
2498 }
2499 }
2500
2501 if (i == 4)
2502 goto out_unknown;
2503
2504 /* uniform formats */
2505 switch (desc->channel[i].type) {
2506 case UTIL_FORMAT_TYPE_UNSIGNED:
2507 case UTIL_FORMAT_TYPE_SIGNED:
2508 #if 0
2509 if (!desc->channel[i].normalized &&
2510 desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB) {
2511 goto out_unknown;
2512 }
2513 #endif
2514 if (desc->colorspace != UTIL_FORMAT_COLORSPACE_SRGB &&
2515 desc->channel[i].pure_integer)
2516 word4 |= S_038010_NUM_FORMAT_ALL(V_038010_SQ_NUM_FORMAT_INT);
2517
2518 switch (desc->channel[i].size) {
2519 case 4:
2520 switch (desc->nr_channels) {
2521 case 2:
2522 result = FMT_4_4;
2523 goto out_word4;
2524 case 4:
2525 result = FMT_4_4_4_4;
2526 goto out_word4;
2527 }
2528 goto out_unknown;
2529 case 8:
2530 switch (desc->nr_channels) {
2531 case 1:
2532 result = FMT_8;
2533 goto out_word4;
2534 case 2:
2535 result = FMT_8_8;
2536 goto out_word4;
2537 case 4:
2538 result = FMT_8_8_8_8;
2539 is_srgb_valid = TRUE;
2540 goto out_word4;
2541 }
2542 goto out_unknown;
2543 case 16:
2544 switch (desc->nr_channels) {
2545 case 1:
2546 result = FMT_16;
2547 goto out_word4;
2548 case 2:
2549 result = FMT_16_16;
2550 goto out_word4;
2551 case 4:
2552 result = FMT_16_16_16_16;
2553 goto out_word4;
2554 }
2555 goto out_unknown;
2556 case 32:
2557 switch (desc->nr_channels) {
2558 case 1:
2559 result = FMT_32;
2560 goto out_word4;
2561 case 2:
2562 result = FMT_32_32;
2563 goto out_word4;
2564 case 4:
2565 result = FMT_32_32_32_32;
2566 goto out_word4;
2567 }
2568 }
2569 goto out_unknown;
2570
2571 case UTIL_FORMAT_TYPE_FLOAT:
2572 switch (desc->channel[i].size) {
2573 case 16:
2574 switch (desc->nr_channels) {
2575 case 1:
2576 result = FMT_16_FLOAT;
2577 goto out_word4;
2578 case 2:
2579 result = FMT_16_16_FLOAT;
2580 goto out_word4;
2581 case 4:
2582 result = FMT_16_16_16_16_FLOAT;
2583 goto out_word4;
2584 }
2585 goto out_unknown;
2586 case 32:
2587 switch (desc->nr_channels) {
2588 case 1:
2589 result = FMT_32_FLOAT;
2590 goto out_word4;
2591 case 2:
2592 result = FMT_32_32_FLOAT;
2593 goto out_word4;
2594 case 4:
2595 result = FMT_32_32_32_32_FLOAT;
2596 goto out_word4;
2597 }
2598 }
2599 goto out_unknown;
2600 }
2601
2602 out_word4:
2603
2604 if (desc->colorspace == UTIL_FORMAT_COLORSPACE_SRGB && !is_srgb_valid)
2605 return ~0;
2606 if (word4_p)
2607 *word4_p = word4;
2608 if (yuv_format_p)
2609 *yuv_format_p = yuv_format;
2610 return result;
2611 out_unknown:
2612 /* R600_ERR("Unable to handle texformat %d %s\n", format, util_format_name(format)); */
2613 return ~0;
2614 }
2615
2616 uint32_t r600_translate_colorformat(enum chip_class chip, enum pipe_format format,
2617 bool do_endian_swap)
2618 {
2619 const struct util_format_description *desc = util_format_description(format);
2620 int channel = util_format_get_first_non_void_channel(format);
2621 bool is_float;
2622
2623 #define HAS_SIZE(x,y,z,w) \
2624 (desc->channel[0].size == (x) && desc->channel[1].size == (y) && \
2625 desc->channel[2].size == (z) && desc->channel[3].size == (w))
2626
2627 if (format == PIPE_FORMAT_R11G11B10_FLOAT) /* isn't plain */
2628 return V_0280A0_COLOR_10_11_11_FLOAT;
2629
2630 if (desc->layout != UTIL_FORMAT_LAYOUT_PLAIN ||
2631 channel == -1)
2632 return ~0U;
2633
2634 is_float = desc->channel[channel].type == UTIL_FORMAT_TYPE_FLOAT;
2635
2636 switch (desc->nr_channels) {
2637 case 1:
2638 switch (desc->channel[0].size) {
2639 case 8:
2640 return V_0280A0_COLOR_8;
2641 case 16:
2642 if (is_float)
2643 return V_0280A0_COLOR_16_FLOAT;
2644 else
2645 return V_0280A0_COLOR_16;
2646 case 32:
2647 if (is_float)
2648 return V_0280A0_COLOR_32_FLOAT;
2649 else
2650 return V_0280A0_COLOR_32;
2651 }
2652 break;
2653 case 2:
2654 if (desc->channel[0].size == desc->channel[1].size) {
2655 switch (desc->channel[0].size) {
2656 case 4:
2657 if (chip <= R700)
2658 return V_0280A0_COLOR_4_4;
2659 else
2660 return ~0U; /* removed on Evergreen */
2661 case 8:
2662 return V_0280A0_COLOR_8_8;
2663 case 16:
2664 if (is_float)
2665 return V_0280A0_COLOR_16_16_FLOAT;
2666 else
2667 return V_0280A0_COLOR_16_16;
2668 case 32:
2669 if (is_float)
2670 return V_0280A0_COLOR_32_32_FLOAT;
2671 else
2672 return V_0280A0_COLOR_32_32;
2673 }
2674 } else if (HAS_SIZE(8,24,0,0)) {
2675 return (do_endian_swap ? V_0280A0_COLOR_8_24 : V_0280A0_COLOR_24_8);
2676 } else if (HAS_SIZE(24,8,0,0)) {
2677 return V_0280A0_COLOR_8_24;
2678 }
2679 break;
2680 case 3:
2681 if (HAS_SIZE(5,6,5,0)) {
2682 return V_0280A0_COLOR_5_6_5;
2683 } else if (HAS_SIZE(32,8,24,0)) {
2684 return V_0280A0_COLOR_X24_8_32_FLOAT;
2685 }
2686 break;
2687 case 4:
2688 if (desc->channel[0].size == desc->channel[1].size &&
2689 desc->channel[0].size == desc->channel[2].size &&
2690 desc->channel[0].size == desc->channel[3].size) {
2691 switch (desc->channel[0].size) {
2692 case 4:
2693 return V_0280A0_COLOR_4_4_4_4;
2694 case 8:
2695 return V_0280A0_COLOR_8_8_8_8;
2696 case 16:
2697 if (is_float)
2698 return V_0280A0_COLOR_16_16_16_16_FLOAT;
2699 else
2700 return V_0280A0_COLOR_16_16_16_16;
2701 case 32:
2702 if (is_float)
2703 return V_0280A0_COLOR_32_32_32_32_FLOAT;
2704 else
2705 return V_0280A0_COLOR_32_32_32_32;
2706 }
2707 } else if (HAS_SIZE(5,5,5,1)) {
2708 return V_0280A0_COLOR_1_5_5_5;
2709 } else if (HAS_SIZE(10,10,10,2)) {
2710 return V_0280A0_COLOR_2_10_10_10;
2711 }
2712 break;
2713 }
2714 return ~0U;
2715 }
2716
2717 uint32_t r600_colorformat_endian_swap(uint32_t colorformat, bool do_endian_swap)
2718 {
2719 if (R600_BIG_ENDIAN) {
2720 switch(colorformat) {
2721 /* 8-bit buffers. */
2722 case V_0280A0_COLOR_4_4:
2723 case V_0280A0_COLOR_8:
2724 return ENDIAN_NONE;
2725
2726 /* 16-bit buffers. */
2727 case V_0280A0_COLOR_8_8:
2728 /*
2729 * No need to do endian swaps on array formats,
2730 * as mesa<-->pipe formats conversion take into account
2731 * the endianess
2732 */
2733 return ENDIAN_NONE;
2734
2735 case V_0280A0_COLOR_5_6_5:
2736 case V_0280A0_COLOR_1_5_5_5:
2737 case V_0280A0_COLOR_4_4_4_4:
2738 case V_0280A0_COLOR_16:
2739 return (do_endian_swap ? ENDIAN_8IN16 : ENDIAN_NONE);
2740
2741 /* 32-bit buffers. */
2742 case V_0280A0_COLOR_8_8_8_8:
2743 /*
2744 * No need to do endian swaps on array formats,
2745 * as mesa<-->pipe formats conversion take into account
2746 * the endianess
2747 */
2748 return ENDIAN_NONE;
2749
2750 case V_0280A0_COLOR_2_10_10_10:
2751 case V_0280A0_COLOR_8_24:
2752 case V_0280A0_COLOR_24_8:
2753 case V_0280A0_COLOR_32_FLOAT:
2754 return (do_endian_swap ? ENDIAN_8IN32 : ENDIAN_NONE);
2755
2756 case V_0280A0_COLOR_16_16_FLOAT:
2757 case V_0280A0_COLOR_16_16:
2758 return ENDIAN_8IN16;
2759
2760 /* 64-bit buffers. */
2761 case V_0280A0_COLOR_16_16_16_16:
2762 case V_0280A0_COLOR_16_16_16_16_FLOAT:
2763 return ENDIAN_8IN16;
2764
2765 case V_0280A0_COLOR_32_32_FLOAT:
2766 case V_0280A0_COLOR_32_32:
2767 case V_0280A0_COLOR_X24_8_32_FLOAT:
2768 return ENDIAN_8IN32;
2769
2770 /* 128-bit buffers. */
2771 case V_0280A0_COLOR_32_32_32_32_FLOAT:
2772 case V_0280A0_COLOR_32_32_32_32:
2773 return ENDIAN_8IN32;
2774 default:
2775 return ENDIAN_NONE; /* Unsupported. */
2776 }
2777 } else {
2778 return ENDIAN_NONE;
2779 }
2780 }
2781
2782 static void r600_invalidate_buffer(struct pipe_context *ctx, struct pipe_resource *buf)
2783 {
2784 struct r600_context *rctx = (struct r600_context*)ctx;
2785 struct r600_resource *rbuffer = r600_resource(buf);
2786 unsigned i, shader, mask, alignment = rbuffer->buf->alignment;
2787 struct r600_pipe_sampler_view *view;
2788
2789 /* Reallocate the buffer in the same pipe_resource. */
2790 r600_init_resource(&rctx->screen->b, rbuffer, rbuffer->b.b.width0,
2791 alignment, TRUE);
2792
2793 /* We changed the buffer, now we need to bind it where the old one was bound. */
2794 /* Vertex buffers. */
2795 mask = rctx->vertex_buffer_state.enabled_mask;
2796 while (mask) {
2797 i = u_bit_scan(&mask);
2798 if (rctx->vertex_buffer_state.vb[i].buffer == &rbuffer->b.b) {
2799 rctx->vertex_buffer_state.dirty_mask |= 1 << i;
2800 r600_vertex_buffers_dirty(rctx);
2801 }
2802 }
2803 /* Streamout buffers. */
2804 for (i = 0; i < rctx->b.streamout.num_targets; i++) {
2805 if (rctx->b.streamout.targets[i]->b.buffer == &rbuffer->b.b) {
2806 if (rctx->b.streamout.begin_emitted) {
2807 r600_emit_streamout_end(&rctx->b);
2808 }
2809 rctx->b.streamout.append_bitmask = rctx->b.streamout.enabled_mask;
2810 r600_streamout_buffers_dirty(&rctx->b);
2811 }
2812 }
2813
2814 /* Constant buffers. */
2815 for (shader = 0; shader < PIPE_SHADER_TYPES; shader++) {
2816 struct r600_constbuf_state *state = &rctx->constbuf_state[shader];
2817 bool found = false;
2818 uint32_t mask = state->enabled_mask;
2819
2820 while (mask) {
2821 unsigned i = u_bit_scan(&mask);
2822 if (state->cb[i].buffer == &rbuffer->b.b) {
2823 found = true;
2824 state->dirty_mask |= 1 << i;
2825 }
2826 }
2827 if (found) {
2828 r600_constant_buffers_dirty(rctx, state);
2829 }
2830 }
2831
2832 /* Texture buffer objects - update the virtual addresses in descriptors. */
2833 LIST_FOR_EACH_ENTRY(view, &rctx->b.texture_buffers, list) {
2834 if (view->base.texture == &rbuffer->b.b) {
2835 unsigned stride = util_format_get_blocksize(view->base.format);
2836 uint64_t offset = (uint64_t)view->base.u.buf.first_element * stride;
2837 uint64_t va = rbuffer->gpu_address + offset;
2838
2839 view->tex_resource_words[0] = va;
2840 view->tex_resource_words[2] &= C_038008_BASE_ADDRESS_HI;
2841 view->tex_resource_words[2] |= S_038008_BASE_ADDRESS_HI(va >> 32);
2842 }
2843 }
2844 /* Texture buffer objects - make bindings dirty if needed. */
2845 for (shader = 0; shader < PIPE_SHADER_TYPES; shader++) {
2846 struct r600_samplerview_state *state = &rctx->samplers[shader].views;
2847 bool found = false;
2848 uint32_t mask = state->enabled_mask;
2849
2850 while (mask) {
2851 unsigned i = u_bit_scan(&mask);
2852 if (state->views[i]->base.texture == &rbuffer->b.b) {
2853 found = true;
2854 state->dirty_mask |= 1 << i;
2855 }
2856 }
2857 if (found) {
2858 r600_sampler_views_dirty(rctx, state);
2859 }
2860 }
2861 }
2862
2863 static void r600_set_active_query_state(struct pipe_context *ctx, boolean enable)
2864 {
2865 struct r600_context *rctx = (struct r600_context*)ctx;
2866
2867 /* Pipeline stat & streamout queries. */
2868 if (enable) {
2869 rctx->b.flags &= ~R600_CONTEXT_STOP_PIPELINE_STATS;
2870 rctx->b.flags |= R600_CONTEXT_START_PIPELINE_STATS;
2871 } else {
2872 rctx->b.flags &= ~R600_CONTEXT_START_PIPELINE_STATS;
2873 rctx->b.flags |= R600_CONTEXT_STOP_PIPELINE_STATS;
2874 }
2875
2876 /* Occlusion queries. */
2877 if (rctx->db_misc_state.occlusion_queries_disabled != !enable) {
2878 rctx->db_misc_state.occlusion_queries_disabled = !enable;
2879 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
2880 }
2881 }
2882
2883 static void r600_set_occlusion_query_state(struct pipe_context *ctx, bool enable)
2884 {
2885 struct r600_context *rctx = (struct r600_context*)ctx;
2886
2887 r600_mark_atom_dirty(rctx, &rctx->db_misc_state.atom);
2888 }
2889
2890 static void r600_need_gfx_cs_space(struct pipe_context *ctx, unsigned num_dw,
2891 bool include_draw_vbo)
2892 {
2893 r600_need_cs_space((struct r600_context*)ctx, num_dw, include_draw_vbo);
2894 }
2895
2896 /* keep this at the end of this file, please */
2897 void r600_init_common_state_functions(struct r600_context *rctx)
2898 {
2899 rctx->b.b.create_fs_state = r600_create_ps_state;
2900 rctx->b.b.create_vs_state = r600_create_vs_state;
2901 rctx->b.b.create_gs_state = r600_create_gs_state;
2902 rctx->b.b.create_tcs_state = r600_create_tcs_state;
2903 rctx->b.b.create_tes_state = r600_create_tes_state;
2904 rctx->b.b.create_vertex_elements_state = r600_create_vertex_fetch_shader;
2905 rctx->b.b.bind_blend_state = r600_bind_blend_state;
2906 rctx->b.b.bind_depth_stencil_alpha_state = r600_bind_dsa_state;
2907 rctx->b.b.bind_sampler_states = r600_bind_sampler_states;
2908 rctx->b.b.bind_fs_state = r600_bind_ps_state;
2909 rctx->b.b.bind_rasterizer_state = r600_bind_rs_state;
2910 rctx->b.b.bind_vertex_elements_state = r600_bind_vertex_elements;
2911 rctx->b.b.bind_vs_state = r600_bind_vs_state;
2912 rctx->b.b.bind_gs_state = r600_bind_gs_state;
2913 rctx->b.b.bind_tcs_state = r600_bind_tcs_state;
2914 rctx->b.b.bind_tes_state = r600_bind_tes_state;
2915 rctx->b.b.delete_blend_state = r600_delete_blend_state;
2916 rctx->b.b.delete_depth_stencil_alpha_state = r600_delete_dsa_state;
2917 rctx->b.b.delete_fs_state = r600_delete_ps_state;
2918 rctx->b.b.delete_rasterizer_state = r600_delete_rs_state;
2919 rctx->b.b.delete_sampler_state = r600_delete_sampler_state;
2920 rctx->b.b.delete_vertex_elements_state = r600_delete_vertex_elements;
2921 rctx->b.b.delete_vs_state = r600_delete_vs_state;
2922 rctx->b.b.delete_gs_state = r600_delete_gs_state;
2923 rctx->b.b.delete_tcs_state = r600_delete_tcs_state;
2924 rctx->b.b.delete_tes_state = r600_delete_tes_state;
2925 rctx->b.b.set_blend_color = r600_set_blend_color;
2926 rctx->b.b.set_clip_state = r600_set_clip_state;
2927 rctx->b.b.set_constant_buffer = r600_set_constant_buffer;
2928 rctx->b.b.set_sample_mask = r600_set_sample_mask;
2929 rctx->b.b.set_stencil_ref = r600_set_pipe_stencil_ref;
2930 rctx->b.b.set_vertex_buffers = r600_set_vertex_buffers;
2931 rctx->b.b.set_index_buffer = r600_set_index_buffer;
2932 rctx->b.b.set_sampler_views = r600_set_sampler_views;
2933 rctx->b.b.sampler_view_destroy = r600_sampler_view_destroy;
2934 rctx->b.b.texture_barrier = r600_texture_barrier;
2935 rctx->b.b.set_stream_output_targets = r600_set_streamout_targets;
2936 rctx->b.b.set_active_query_state = r600_set_active_query_state;
2937 rctx->b.b.draw_vbo = r600_draw_vbo;
2938 rctx->b.invalidate_buffer = r600_invalidate_buffer;
2939 rctx->b.set_occlusion_query_state = r600_set_occlusion_query_state;
2940 rctx->b.need_gfx_cs_space = r600_need_gfx_cs_space;
2941 }