projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
radeonsi: don't rely on tgsi_scan::images_buffers
[mesa.git] / src / gallium / drivers / radeonsi / si_shader.c
1 /*
2 * Copyright 2012 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * on the rights to use, copy, modify, merge, publish, distribute, sub
8 * license, and/or sell copies of the Software, and to permit persons to whom
9 * the Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
19 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
20 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
21 * USE OR OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Tom Stellard <thomas.stellard@amd.com>
25 * Michel Dänzer <michel.daenzer@amd.com>
26 * Christian König <christian.koenig@amd.com>
27 */
28
29 #include "gallivm/lp_bld_const.h"
30 #include "gallivm/lp_bld_gather.h"
31 #include "gallivm/lp_bld_intr.h"
32 #include "gallivm/lp_bld_logic.h"
33 #include "gallivm/lp_bld_arit.h"
34 #include "gallivm/lp_bld_flow.h"
35 #include "gallivm/lp_bld_misc.h"
36 #include "radeon/radeon_elf_util.h"
37 #include "util/u_memory.h"
38 #include "util/u_string.h"
39 #include "tgsi/tgsi_build.h"
40 #include "tgsi/tgsi_util.h"
41 #include "tgsi/tgsi_dump.h"
42
43 #include "ac_llvm_util.h"
44 #include "si_shader_internal.h"
45 #include "si_pipe.h"
46 #include "sid.h"
47
48
49 static const char *scratch_rsrc_dword0_symbol =
50 "SCRATCH_RSRC_DWORD0";
51
52 static const char *scratch_rsrc_dword1_symbol =
53 "SCRATCH_RSRC_DWORD1";
54
55 struct si_shader_output_values
56 {
57 LLVMValueRef values[4];
58 unsigned name;
59 unsigned sid;
60 };
61
62 static void si_init_shader_ctx(struct si_shader_context *ctx,
63 struct si_screen *sscreen,
64 struct si_shader *shader,
65 LLVMTargetMachineRef tm);
66
67 static void si_llvm_emit_barrier(const struct lp_build_tgsi_action *action,
68 struct lp_build_tgsi_context *bld_base,
69 struct lp_build_emit_data *emit_data);
70
71 static void si_dump_shader_key(unsigned shader, union si_shader_key *key,
72 FILE *f);
73
74 static void si_build_vs_prolog_function(struct si_shader_context *ctx,
75 union si_shader_part_key *key);
76 static void si_build_vs_epilog_function(struct si_shader_context *ctx,
77 union si_shader_part_key *key);
78 static void si_build_tcs_epilog_function(struct si_shader_context *ctx,
79 union si_shader_part_key *key);
80 static void si_build_ps_prolog_function(struct si_shader_context *ctx,
81 union si_shader_part_key *key);
82 static void si_build_ps_epilog_function(struct si_shader_context *ctx,
83 union si_shader_part_key *key);
84
85 /* Ideally pass the sample mask input to the PS epilog as v13, which
86 * is its usual location, so that the shader doesn't have to add v_mov.
87 */
88 #define PS_EPILOG_SAMPLEMASK_MIN_LOC 13
89
90 /* The VS location of the PrimitiveID input is the same in the epilog,
91 * so that the main shader part doesn't have to move it.
92 */
93 #define VS_EPILOG_PRIMID_LOC 2
94
95 enum {
96 CONST_ADDR_SPACE = 2,
97 LOCAL_ADDR_SPACE = 3,
98 };
99
100 #define SENDMSG_GS 2
101 #define SENDMSG_GS_DONE 3
102
103 #define SENDMSG_GS_OP_NOP (0 << 4)
104 #define SENDMSG_GS_OP_CUT (1 << 4)
105 #define SENDMSG_GS_OP_EMIT (2 << 4)
106 #define SENDMSG_GS_OP_EMIT_CUT (3 << 4)
107
108 /**
109 * Returns a unique index for a semantic name and index. The index must be
110 * less than 64, so that a 64-bit bitmask of used inputs or outputs can be
111 * calculated.
112 */
113 unsigned si_shader_io_get_unique_index(unsigned semantic_name, unsigned index)
114 {
115 switch (semantic_name) {
116 case TGSI_SEMANTIC_POSITION:
117 return 0;
118 case TGSI_SEMANTIC_PSIZE:
119 return 1;
120 case TGSI_SEMANTIC_CLIPDIST:
121 assert(index <= 1);
122 return 2 + index;
123 case TGSI_SEMANTIC_GENERIC:
124 if (index <= 63-4)
125 return 4 + index;
126 else
127 /* same explanation as in the default statement,
128 * the only user hitting this is st/nine.
129 */
130 return 0;
131
132 /* patch indices are completely separate and thus start from 0 */
133 case TGSI_SEMANTIC_TESSOUTER:
134 return 0;
135 case TGSI_SEMANTIC_TESSINNER:
136 return 1;
137 case TGSI_SEMANTIC_PATCH:
138 return 2 + index;
139
140 default:
141 /* Don't fail here. The result of this function is only used
142 * for LS, TCS, TES, and GS, where legacy GL semantics can't
143 * occur, but this function is called for all vertex shaders
144 * before it's known whether LS will be compiled or not.
145 */
146 return 0;
147 }
148 }
149
150 /**
151 * Get the value of a shader input parameter and extract a bitfield.
152 */
153 static LLVMValueRef unpack_param(struct si_shader_context *ctx,
154 unsigned param, unsigned rshift,
155 unsigned bitwidth)
156 {
157 struct gallivm_state *gallivm = &ctx->gallivm;
158 LLVMValueRef value = LLVMGetParam(ctx->main_fn,
159 param);
160
161 if (LLVMGetTypeKind(LLVMTypeOf(value)) == LLVMFloatTypeKind)
162 value = bitcast(&ctx->soa.bld_base,
163 TGSI_TYPE_UNSIGNED, value);
164
165 if (rshift)
166 value = LLVMBuildLShr(gallivm->builder, value,
167 lp_build_const_int32(gallivm, rshift), "");
168
169 if (rshift + bitwidth < 32) {
170 unsigned mask = (1 << bitwidth) - 1;
171 value = LLVMBuildAnd(gallivm->builder, value,
172 lp_build_const_int32(gallivm, mask), "");
173 }
174
175 return value;
176 }
177
178 static LLVMValueRef get_rel_patch_id(struct si_shader_context *ctx)
179 {
180 switch (ctx->type) {
181 case PIPE_SHADER_TESS_CTRL:
182 return unpack_param(ctx, SI_PARAM_REL_IDS, 0, 8);
183
184 case PIPE_SHADER_TESS_EVAL:
185 return LLVMGetParam(ctx->main_fn,
186 ctx->param_tes_rel_patch_id);
187
188 default:
189 assert(0);
190 return NULL;
191 }
192 }
193
194 /* Tessellation shaders pass outputs to the next shader using LDS.
195 *
196 * LS outputs = TCS inputs
197 * TCS outputs = TES inputs
198 *
199 * The LDS layout is:
200 * - TCS inputs for patch 0
201 * - TCS inputs for patch 1
202 * - TCS inputs for patch 2 = get_tcs_in_current_patch_offset (if RelPatchID==2)
203 * - ...
204 * - TCS outputs for patch 0 = get_tcs_out_patch0_offset
205 * - Per-patch TCS outputs for patch 0 = get_tcs_out_patch0_patch_data_offset
206 * - TCS outputs for patch 1
207 * - Per-patch TCS outputs for patch 1
208 * - TCS outputs for patch 2 = get_tcs_out_current_patch_offset (if RelPatchID==2)
209 * - Per-patch TCS outputs for patch 2 = get_tcs_out_current_patch_data_offset (if RelPatchID==2)
210 * - ...
211 *
212 * All three shaders VS(LS), TCS, TES share the same LDS space.
213 */
214
215 static LLVMValueRef
216 get_tcs_in_patch_stride(struct si_shader_context *ctx)
217 {
218 if (ctx->type == PIPE_SHADER_VERTEX)
219 return unpack_param(ctx, SI_PARAM_LS_OUT_LAYOUT, 0, 13);
220 else if (ctx->type == PIPE_SHADER_TESS_CTRL)
221 return unpack_param(ctx, SI_PARAM_TCS_IN_LAYOUT, 0, 13);
222 else {
223 assert(0);
224 return NULL;
225 }
226 }
227
228 static LLVMValueRef
229 get_tcs_out_patch_stride(struct si_shader_context *ctx)
230 {
231 return unpack_param(ctx, SI_PARAM_TCS_OUT_LAYOUT, 0, 13);
232 }
233
234 static LLVMValueRef
235 get_tcs_out_patch0_offset(struct si_shader_context *ctx)
236 {
237 return lp_build_mul_imm(&ctx->soa.bld_base.uint_bld,
238 unpack_param(ctx,
239 SI_PARAM_TCS_OUT_OFFSETS,
240 0, 16),
241 4);
242 }
243
244 static LLVMValueRef
245 get_tcs_out_patch0_patch_data_offset(struct si_shader_context *ctx)
246 {
247 return lp_build_mul_imm(&ctx->soa.bld_base.uint_bld,
248 unpack_param(ctx,
249 SI_PARAM_TCS_OUT_OFFSETS,
250 16, 16),
251 4);
252 }
253
254 static LLVMValueRef
255 get_tcs_in_current_patch_offset(struct si_shader_context *ctx)
256 {
257 struct gallivm_state *gallivm = &ctx->gallivm;
258 LLVMValueRef patch_stride = get_tcs_in_patch_stride(ctx);
259 LLVMValueRef rel_patch_id = get_rel_patch_id(ctx);
260
261 return LLVMBuildMul(gallivm->builder, patch_stride, rel_patch_id, "");
262 }
263
264 static LLVMValueRef
265 get_tcs_out_current_patch_offset(struct si_shader_context *ctx)
266 {
267 struct gallivm_state *gallivm = &ctx->gallivm;
268 LLVMValueRef patch0_offset = get_tcs_out_patch0_offset(ctx);
269 LLVMValueRef patch_stride = get_tcs_out_patch_stride(ctx);
270 LLVMValueRef rel_patch_id = get_rel_patch_id(ctx);
271
272 return LLVMBuildAdd(gallivm->builder, patch0_offset,
273 LLVMBuildMul(gallivm->builder, patch_stride,
274 rel_patch_id, ""),
275 "");
276 }
277
278 static LLVMValueRef
279 get_tcs_out_current_patch_data_offset(struct si_shader_context *ctx)
280 {
281 struct gallivm_state *gallivm = &ctx->gallivm;
282 LLVMValueRef patch0_patch_data_offset =
283 get_tcs_out_patch0_patch_data_offset(ctx);
284 LLVMValueRef patch_stride = get_tcs_out_patch_stride(ctx);
285 LLVMValueRef rel_patch_id = get_rel_patch_id(ctx);
286
287 return LLVMBuildAdd(gallivm->builder, patch0_patch_data_offset,
288 LLVMBuildMul(gallivm->builder, patch_stride,
289 rel_patch_id, ""),
290 "");
291 }
292
293 static LLVMValueRef build_gep0(struct si_shader_context *ctx,
294 LLVMValueRef base_ptr, LLVMValueRef index)
295 {
296 LLVMValueRef indices[2] = {
297 LLVMConstInt(ctx->i32, 0, 0),
298 index,
299 };
300 return LLVMBuildGEP(ctx->gallivm.builder, base_ptr,
301 indices, 2, "");
302 }
303
304 static void build_indexed_store(struct si_shader_context *ctx,
305 LLVMValueRef base_ptr, LLVMValueRef index,
306 LLVMValueRef value)
307 {
308 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
309 struct gallivm_state *gallivm = bld_base->base.gallivm;
310
311 LLVMBuildStore(gallivm->builder, value,
312 build_gep0(ctx, base_ptr, index));
313 }
314
315 /**
316 * Build an LLVM bytecode indexed load using LLVMBuildGEP + LLVMBuildLoad.
317 * It's equivalent to doing a load from &base_ptr[index].
318 *
319 * \param base_ptr Where the array starts.
320 * \param index The element index into the array.
321 * \param uniform Whether the base_ptr and index can be assumed to be
322 * dynamically uniform
323 */
324 static LLVMValueRef build_indexed_load(struct si_shader_context *ctx,
325 LLVMValueRef base_ptr, LLVMValueRef index,
326 bool uniform)
327 {
328 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
329 struct gallivm_state *gallivm = bld_base->base.gallivm;
330 LLVMValueRef pointer;
331
332 pointer = build_gep0(ctx, base_ptr, index);
333 if (uniform)
334 LLVMSetMetadata(pointer, ctx->uniform_md_kind, ctx->empty_md);
335 return LLVMBuildLoad(gallivm->builder, pointer, "");
336 }
337
338 /**
339 * Do a load from &base_ptr[index], but also add a flag that it's loading
340 * a constant from a dynamically uniform index.
341 */
342 static LLVMValueRef build_indexed_load_const(
343 struct si_shader_context *ctx,
344 LLVMValueRef base_ptr, LLVMValueRef index)
345 {
346 LLVMValueRef result = build_indexed_load(ctx, base_ptr, index, true);
347 LLVMSetMetadata(result, ctx->invariant_load_md_kind, ctx->empty_md);
348 return result;
349 }
350
351 static LLVMValueRef get_instance_index_for_fetch(
352 struct si_shader_context *radeon_bld,
353 unsigned param_start_instance, unsigned divisor)
354 {
355 struct si_shader_context *ctx =
356 si_shader_context(&radeon_bld->soa.bld_base);
357 struct gallivm_state *gallivm = radeon_bld->soa.bld_base.base.gallivm;
358
359 LLVMValueRef result = LLVMGetParam(radeon_bld->main_fn,
360 ctx->param_instance_id);
361
362 /* The division must be done before START_INSTANCE is added. */
363 if (divisor > 1)
364 result = LLVMBuildUDiv(gallivm->builder, result,
365 lp_build_const_int32(gallivm, divisor), "");
366
367 return LLVMBuildAdd(gallivm->builder, result,
368 LLVMGetParam(radeon_bld->main_fn, param_start_instance), "");
369 }
370
371 static void declare_input_vs(
372 struct si_shader_context *ctx,
373 unsigned input_index,
374 const struct tgsi_full_declaration *decl,
375 LLVMValueRef out[4])
376 {
377 struct lp_build_context *base = &ctx->soa.bld_base.base;
378 struct gallivm_state *gallivm = base->gallivm;
379
380 unsigned chan;
381 unsigned fix_fetch;
382
383 LLVMValueRef t_list_ptr;
384 LLVMValueRef t_offset;
385 LLVMValueRef t_list;
386 LLVMValueRef attribute_offset;
387 LLVMValueRef buffer_index;
388 LLVMValueRef args[3];
389 LLVMValueRef input;
390
391 /* Load the T list */
392 t_list_ptr = LLVMGetParam(ctx->main_fn, SI_PARAM_VERTEX_BUFFERS);
393
394 t_offset = lp_build_const_int32(gallivm, input_index);
395
396 t_list = build_indexed_load_const(ctx, t_list_ptr, t_offset);
397
398 /* Build the attribute offset */
399 attribute_offset = lp_build_const_int32(gallivm, 0);
400
401 buffer_index = LLVMGetParam(ctx->main_fn,
402 ctx->param_vertex_index0 +
403 input_index);
404
405 args[0] = t_list;
406 args[1] = attribute_offset;
407 args[2] = buffer_index;
408 input = lp_build_intrinsic(gallivm->builder,
409 "llvm.SI.vs.load.input", ctx->v4f32, args, 3,
410 LP_FUNC_ATTR_READNONE);
411
412 /* Break up the vec4 into individual components */
413 for (chan = 0; chan < 4; chan++) {
414 LLVMValueRef llvm_chan = lp_build_const_int32(gallivm, chan);
415 out[chan] = LLVMBuildExtractElement(gallivm->builder,
416 input, llvm_chan, "");
417 }
418
419 fix_fetch = (ctx->shader->key.vs.fix_fetch >> (2 * input_index)) & 3;
420 if (fix_fetch) {
421 /* The hardware returns an unsigned value; convert it to a
422 * signed one.
423 */
424 LLVMValueRef tmp = out[3];
425 LLVMValueRef c30 = LLVMConstInt(ctx->i32, 30, 0);
426
427 /* First, recover the sign-extended signed integer value. */
428 if (fix_fetch == SI_FIX_FETCH_A2_SSCALED)
429 tmp = LLVMBuildFPToUI(gallivm->builder, tmp, ctx->i32, "");
430 else
431 tmp = LLVMBuildBitCast(gallivm->builder, tmp, ctx->i32, "");
432
433 /* For the integer-like cases, do a natural sign extension.
434 *
435 * For the SNORM case, the values are 0.0, 0.333, 0.666, 1.0
436 * and happen to contain 0, 1, 2, 3 as the two LSBs of the
437 * exponent.
438 */
439 tmp = LLVMBuildShl(gallivm->builder, tmp,
440 fix_fetch == SI_FIX_FETCH_A2_SNORM ?
441 LLVMConstInt(ctx->i32, 7, 0) : c30, "");
442 tmp = LLVMBuildAShr(gallivm->builder, tmp, c30, "");
443
444 /* Convert back to the right type. */
445 if (fix_fetch == SI_FIX_FETCH_A2_SNORM) {
446 LLVMValueRef clamp;
447 LLVMValueRef neg_one = LLVMConstReal(ctx->f32, -1.0);
448 tmp = LLVMBuildSIToFP(gallivm->builder, tmp, ctx->f32, "");
449 clamp = LLVMBuildFCmp(gallivm->builder, LLVMRealULT, tmp, neg_one, "");
450 tmp = LLVMBuildSelect(gallivm->builder, clamp, neg_one, tmp, "");
451 } else if (fix_fetch == SI_FIX_FETCH_A2_SSCALED) {
452 tmp = LLVMBuildSIToFP(gallivm->builder, tmp, ctx->f32, "");
453 }
454
455 out[3] = tmp;
456 }
457 }
458
459 static LLVMValueRef get_primitive_id(struct lp_build_tgsi_context *bld_base,
460 unsigned swizzle)
461 {
462 struct si_shader_context *ctx = si_shader_context(bld_base);
463
464 if (swizzle > 0)
465 return bld_base->uint_bld.zero;
466
467 switch (ctx->type) {
468 case PIPE_SHADER_VERTEX:
469 return LLVMGetParam(ctx->main_fn,
470 ctx->param_vs_prim_id);
471 case PIPE_SHADER_TESS_CTRL:
472 return LLVMGetParam(ctx->main_fn,
473 SI_PARAM_PATCH_ID);
474 case PIPE_SHADER_TESS_EVAL:
475 return LLVMGetParam(ctx->main_fn,
476 ctx->param_tes_patch_id);
477 case PIPE_SHADER_GEOMETRY:
478 return LLVMGetParam(ctx->main_fn,
479 SI_PARAM_PRIMITIVE_ID);
480 default:
481 assert(0);
482 return bld_base->uint_bld.zero;
483 }
484 }
485
486 /**
487 * Return the value of tgsi_ind_register for indexing.
488 * This is the indirect index with the constant offset added to it.
489 */
490 static LLVMValueRef get_indirect_index(struct si_shader_context *ctx,
491 const struct tgsi_ind_register *ind,
492 int rel_index)
493 {
494 struct gallivm_state *gallivm = ctx->soa.bld_base.base.gallivm;
495 LLVMValueRef result;
496
497 result = ctx->soa.addr[ind->Index][ind->Swizzle];
498 result = LLVMBuildLoad(gallivm->builder, result, "");
499 result = LLVMBuildAdd(gallivm->builder, result,
500 lp_build_const_int32(gallivm, rel_index), "");
501 return result;
502 }
503
504 /**
505 * Like get_indirect_index, but restricts the return value to a (possibly
506 * undefined) value inside [0..num).
507 */
508 static LLVMValueRef get_bounded_indirect_index(struct si_shader_context *ctx,
509 const struct tgsi_ind_register *ind,
510 int rel_index, unsigned num)
511 {
512 LLVMValueRef result = get_indirect_index(ctx, ind, rel_index);
513
514 /* LLVM 3.8: If indirect resource indexing is used:
515 * - SI & CIK hang
516 * - VI crashes
517 */
518 if (HAVE_LLVM <= 0x0308)
519 return LLVMGetUndef(ctx->i32);
520
521 return si_llvm_bound_index(ctx, result, num);
522 }
523
524
525 /**
526 * Calculate a dword address given an input or output register and a stride.
527 */
528 static LLVMValueRef get_dw_address(struct si_shader_context *ctx,
529 const struct tgsi_full_dst_register *dst,
530 const struct tgsi_full_src_register *src,
531 LLVMValueRef vertex_dw_stride,
532 LLVMValueRef base_addr)
533 {
534 struct gallivm_state *gallivm = ctx->soa.bld_base.base.gallivm;
535 struct tgsi_shader_info *info = &ctx->shader->selector->info;
536 ubyte *name, *index, *array_first;
537 int first, param;
538 struct tgsi_full_dst_register reg;
539
540 /* Set the register description. The address computation is the same
541 * for sources and destinations. */
542 if (src) {
543 reg.Register.File = src->Register.File;
544 reg.Register.Index = src->Register.Index;
545 reg.Register.Indirect = src->Register.Indirect;
546 reg.Register.Dimension = src->Register.Dimension;
547 reg.Indirect = src->Indirect;
548 reg.Dimension = src->Dimension;
549 reg.DimIndirect = src->DimIndirect;
550 } else
551 reg = *dst;
552
553 /* If the register is 2-dimensional (e.g. an array of vertices
554 * in a primitive), calculate the base address of the vertex. */
555 if (reg.Register.Dimension) {
556 LLVMValueRef index;
557
558 if (reg.Dimension.Indirect)
559 index = get_indirect_index(ctx, &reg.DimIndirect,
560 reg.Dimension.Index);
561 else
562 index = lp_build_const_int32(gallivm, reg.Dimension.Index);
563
564 base_addr = LLVMBuildAdd(gallivm->builder, base_addr,
565 LLVMBuildMul(gallivm->builder, index,
566 vertex_dw_stride, ""), "");
567 }
568
569 /* Get information about the register. */
570 if (reg.Register.File == TGSI_FILE_INPUT) {
571 name = info->input_semantic_name;
572 index = info->input_semantic_index;
573 array_first = info->input_array_first;
574 } else if (reg.Register.File == TGSI_FILE_OUTPUT) {
575 name = info->output_semantic_name;
576 index = info->output_semantic_index;
577 array_first = info->output_array_first;
578 } else {
579 assert(0);
580 return NULL;
581 }
582
583 if (reg.Register.Indirect) {
584 /* Add the relative address of the element. */
585 LLVMValueRef ind_index;
586
587 if (reg.Indirect.ArrayID)
588 first = array_first[reg.Indirect.ArrayID];
589 else
590 first = reg.Register.Index;
591
592 ind_index = get_indirect_index(ctx, &reg.Indirect,
593 reg.Register.Index - first);
594
595 base_addr = LLVMBuildAdd(gallivm->builder, base_addr,
596 LLVMBuildMul(gallivm->builder, ind_index,
597 lp_build_const_int32(gallivm, 4), ""), "");
598
599 param = si_shader_io_get_unique_index(name[first], index[first]);
600 } else {
601 param = si_shader_io_get_unique_index(name[reg.Register.Index],
602 index[reg.Register.Index]);
603 }
604
605 /* Add the base address of the element. */
606 return LLVMBuildAdd(gallivm->builder, base_addr,
607 lp_build_const_int32(gallivm, param * 4), "");
608 }
609
610 /* The offchip buffer layout for TCS->TES is
611 *
612 * - attribute 0 of patch 0 vertex 0
613 * - attribute 0 of patch 0 vertex 1
614 * - attribute 0 of patch 0 vertex 2
615 * ...
616 * - attribute 0 of patch 1 vertex 0
617 * - attribute 0 of patch 1 vertex 1
618 * ...
619 * - attribute 1 of patch 0 vertex 0
620 * - attribute 1 of patch 0 vertex 1
621 * ...
622 * - per patch attribute 0 of patch 0
623 * - per patch attribute 0 of patch 1
624 * ...
625 *
626 * Note that every attribute has 4 components.
627 */
628 static LLVMValueRef get_tcs_tes_buffer_address(struct si_shader_context *ctx,
629 LLVMValueRef vertex_index,
630 LLVMValueRef param_index)
631 {
632 struct gallivm_state *gallivm = ctx->soa.bld_base.base.gallivm;
633 LLVMValueRef base_addr, vertices_per_patch, num_patches, total_vertices;
634 LLVMValueRef param_stride, constant16;
635
636 vertices_per_patch = unpack_param(ctx, SI_PARAM_TCS_OFFCHIP_LAYOUT, 9, 6);
637 num_patches = unpack_param(ctx, SI_PARAM_TCS_OFFCHIP_LAYOUT, 0, 9);
638 total_vertices = LLVMBuildMul(gallivm->builder, vertices_per_patch,
639 num_patches, "");
640
641 constant16 = lp_build_const_int32(gallivm, 16);
642 if (vertex_index) {
643 base_addr = LLVMBuildMul(gallivm->builder, get_rel_patch_id(ctx),
644 vertices_per_patch, "");
645
646 base_addr = LLVMBuildAdd(gallivm->builder, base_addr,
647 vertex_index, "");
648
649 param_stride = total_vertices;
650 } else {
651 base_addr = get_rel_patch_id(ctx);
652 param_stride = num_patches;
653 }
654
655 base_addr = LLVMBuildAdd(gallivm->builder, base_addr,
656 LLVMBuildMul(gallivm->builder, param_index,
657 param_stride, ""), "");
658
659 base_addr = LLVMBuildMul(gallivm->builder, base_addr, constant16, "");
660
661 if (!vertex_index) {
662 LLVMValueRef patch_data_offset =
663 unpack_param(ctx, SI_PARAM_TCS_OFFCHIP_LAYOUT, 16, 16);
664
665 base_addr = LLVMBuildAdd(gallivm->builder, base_addr,
666 patch_data_offset, "");
667 }
668 return base_addr;
669 }
670
671 static LLVMValueRef get_tcs_tes_buffer_address_from_reg(
672 struct si_shader_context *ctx,
673 const struct tgsi_full_dst_register *dst,
674 const struct tgsi_full_src_register *src)
675 {
676 struct gallivm_state *gallivm = ctx->soa.bld_base.base.gallivm;
677 struct tgsi_shader_info *info = &ctx->shader->selector->info;
678 ubyte *name, *index, *array_first;
679 struct tgsi_full_src_register reg;
680 LLVMValueRef vertex_index = NULL;
681 LLVMValueRef param_index = NULL;
682 unsigned param_index_base, param_base;
683
684 reg = src ? *src : tgsi_full_src_register_from_dst(dst);
685
686 if (reg.Register.Dimension) {
687
688 if (reg.Dimension.Indirect)
689 vertex_index = get_indirect_index(ctx, &reg.DimIndirect,
690 reg.Dimension.Index);
691 else
692 vertex_index = lp_build_const_int32(gallivm,
693 reg.Dimension.Index);
694 }
695
696 /* Get information about the register. */
697 if (reg.Register.File == TGSI_FILE_INPUT) {
698 name = info->input_semantic_name;
699 index = info->input_semantic_index;
700 array_first = info->input_array_first;
701 } else if (reg.Register.File == TGSI_FILE_OUTPUT) {
702 name = info->output_semantic_name;
703 index = info->output_semantic_index;
704 array_first = info->output_array_first;
705 } else {
706 assert(0);
707 return NULL;
708 }
709
710 if (reg.Register.Indirect) {
711 if (reg.Indirect.ArrayID)
712 param_base = array_first[reg.Indirect.ArrayID];
713 else
714 param_base = reg.Register.Index;
715
716 param_index = get_indirect_index(ctx, &reg.Indirect,
717 reg.Register.Index - param_base);
718
719 } else {
720 param_base = reg.Register.Index;
721 param_index = lp_build_const_int32(gallivm, 0);
722 }
723
724 param_index_base = si_shader_io_get_unique_index(name[param_base],
725 index[param_base]);
726
727 param_index = LLVMBuildAdd(gallivm->builder, param_index,
728 lp_build_const_int32(gallivm, param_index_base),
729 "");
730
731 return get_tcs_tes_buffer_address(ctx, vertex_index, param_index);
732 }
733
734 /* TBUFFER_STORE_FORMAT_{X,XY,XYZ,XYZW} <- the suffix is selected by num_channels=1..4.
735 * The type of vdata must be one of i32 (num_channels=1), v2i32 (num_channels=2),
736 * or v4i32 (num_channels=3,4). */
737 static void build_tbuffer_store(struct si_shader_context *ctx,
738 LLVMValueRef rsrc,
739 LLVMValueRef vdata,
740 unsigned num_channels,
741 LLVMValueRef vaddr,
742 LLVMValueRef soffset,
743 unsigned inst_offset,
744 unsigned dfmt,
745 unsigned nfmt,
746 unsigned offen,
747 unsigned idxen,
748 unsigned glc,
749 unsigned slc,
750 unsigned tfe)
751 {
752 struct gallivm_state *gallivm = &ctx->gallivm;
753 LLVMValueRef args[] = {
754 rsrc,
755 vdata,
756 LLVMConstInt(ctx->i32, num_channels, 0),
757 vaddr,
758 soffset,
759 LLVMConstInt(ctx->i32, inst_offset, 0),
760 LLVMConstInt(ctx->i32, dfmt, 0),
761 LLVMConstInt(ctx->i32, nfmt, 0),
762 LLVMConstInt(ctx->i32, offen, 0),
763 LLVMConstInt(ctx->i32, idxen, 0),
764 LLVMConstInt(ctx->i32, glc, 0),
765 LLVMConstInt(ctx->i32, slc, 0),
766 LLVMConstInt(ctx->i32, tfe, 0)
767 };
768
769 /* The instruction offset field has 12 bits */
770 assert(offen || inst_offset < (1 << 12));
771
772 /* The intrinsic is overloaded, we need to add a type suffix for overloading to work. */
773 unsigned func = CLAMP(num_channels, 1, 3) - 1;
774 const char *types[] = {"i32", "v2i32", "v4i32"};
775 char name[256];
776 snprintf(name, sizeof(name), "llvm.SI.tbuffer.store.%s", types[func]);
777
778 lp_build_intrinsic(gallivm->builder, name, ctx->voidt,
779 args, ARRAY_SIZE(args), 0);
780 }
781
782 static void build_tbuffer_store_dwords(struct si_shader_context *ctx,
783 LLVMValueRef rsrc,
784 LLVMValueRef vdata,
785 unsigned num_channels,
786 LLVMValueRef vaddr,
787 LLVMValueRef soffset,
788 unsigned inst_offset)
789 {
790 static unsigned dfmt[] = {
791 V_008F0C_BUF_DATA_FORMAT_32,
792 V_008F0C_BUF_DATA_FORMAT_32_32,
793 V_008F0C_BUF_DATA_FORMAT_32_32_32,
794 V_008F0C_BUF_DATA_FORMAT_32_32_32_32
795 };
796 assert(num_channels >= 1 && num_channels <= 4);
797
798 build_tbuffer_store(ctx, rsrc, vdata, num_channels, vaddr, soffset,
799 inst_offset, dfmt[num_channels-1],
800 V_008F0C_BUF_NUM_FORMAT_UINT, 1, 0, 1, 1, 0);
801 }
802
803 static LLVMValueRef build_buffer_load(struct si_shader_context *ctx,
804 LLVMValueRef rsrc,
805 int num_channels,
806 LLVMValueRef vindex,
807 LLVMValueRef voffset,
808 LLVMValueRef soffset,
809 unsigned inst_offset,
810 unsigned glc,
811 unsigned slc)
812 {
813 struct gallivm_state *gallivm = &ctx->gallivm;
814 unsigned func = CLAMP(num_channels, 1, 3) - 1;
815
816 if (HAVE_LLVM >= 0x309) {
817 LLVMValueRef args[] = {
818 LLVMBuildBitCast(gallivm->builder, rsrc, ctx->v4i32, ""),
819 vindex ? vindex : LLVMConstInt(ctx->i32, 0, 0),
820 LLVMConstInt(ctx->i32, inst_offset, 0),
821 LLVMConstInt(ctx->i1, glc, 0),
822 LLVMConstInt(ctx->i1, slc, 0)
823 };
824
825 LLVMTypeRef types[] = {ctx->f32, LLVMVectorType(ctx->f32, 2),
826 ctx->v4f32};
827 const char *type_names[] = {"f32", "v2f32", "v4f32"};
828 char name[256];
829
830 if (voffset) {
831 args[2] = LLVMBuildAdd(gallivm->builder, args[2], voffset,
832 "");
833 }
834
835 if (soffset) {
836 args[2] = LLVMBuildAdd(gallivm->builder, args[2], soffset,
837 "");
838 }
839
840 snprintf(name, sizeof(name), "llvm.amdgcn.buffer.load.%s",
841 type_names[func]);
842
843 return lp_build_intrinsic(gallivm->builder, name, types[func], args,
844 ARRAY_SIZE(args), LP_FUNC_ATTR_READONLY);
845 } else {
846 LLVMValueRef args[] = {
847 LLVMBuildBitCast(gallivm->builder, rsrc, ctx->v16i8, ""),
848 voffset ? voffset : vindex,
849 soffset,
850 LLVMConstInt(ctx->i32, inst_offset, 0),
851 LLVMConstInt(ctx->i32, voffset ? 1 : 0, 0), // offen
852 LLVMConstInt(ctx->i32, vindex ? 1 : 0, 0), //idxen
853 LLVMConstInt(ctx->i32, glc, 0),
854 LLVMConstInt(ctx->i32, slc, 0),
855 LLVMConstInt(ctx->i32, 0, 0), // TFE
856 };
857
858 LLVMTypeRef types[] = {ctx->i32, LLVMVectorType(ctx->i32, 2),
859 ctx->v4i32};
860 const char *type_names[] = {"i32", "v2i32", "v4i32"};
861 const char *arg_type = "i32";
862 char name[256];
863
864 if (voffset && vindex) {
865 LLVMValueRef vaddr[] = {vindex, voffset};
866
867 arg_type = "v2i32";
868 args[1] = lp_build_gather_values(gallivm, vaddr, 2);
869 }
870
871 snprintf(name, sizeof(name), "llvm.SI.buffer.load.dword.%s.%s",
872 type_names[func], arg_type);
873
874 return lp_build_intrinsic(gallivm->builder, name, types[func], args,
875 ARRAY_SIZE(args), LP_FUNC_ATTR_READONLY);
876 }
877 }
878
879 static LLVMValueRef buffer_load(struct lp_build_tgsi_context *bld_base,
880 enum tgsi_opcode_type type, unsigned swizzle,
881 LLVMValueRef buffer, LLVMValueRef offset,
882 LLVMValueRef base)
883 {
884 struct si_shader_context *ctx = si_shader_context(bld_base);
885 struct gallivm_state *gallivm = bld_base->base.gallivm;
886 LLVMValueRef value, value2;
887 LLVMTypeRef llvm_type = tgsi2llvmtype(bld_base, type);
888 LLVMTypeRef vec_type = LLVMVectorType(llvm_type, 4);
889
890 if (swizzle == ~0) {
891 value = build_buffer_load(ctx, buffer, 4, NULL, base, offset,
892 0, 1, 0);
893
894 return LLVMBuildBitCast(gallivm->builder, value, vec_type, "");
895 }
896
897 if (!tgsi_type_is_64bit(type)) {
898 value = build_buffer_load(ctx, buffer, 4, NULL, base, offset,
899 0, 1, 0);
900
901 value = LLVMBuildBitCast(gallivm->builder, value, vec_type, "");
902 return LLVMBuildExtractElement(gallivm->builder, value,
903 lp_build_const_int32(gallivm, swizzle), "");
904 }
905
906 value = build_buffer_load(ctx, buffer, 1, NULL, base, offset,
907 swizzle * 4, 1, 0);
908
909 value2 = build_buffer_load(ctx, buffer, 1, NULL, base, offset,
910 swizzle * 4 + 4, 1, 0);
911
912 return si_llvm_emit_fetch_64bit(bld_base, type, value, value2);
913 }
914
915 /**
916 * Load from LDS.
917 *
918 * \param type output value type
919 * \param swizzle offset (typically 0..3); it can be ~0, which loads a vec4
920 * \param dw_addr address in dwords
921 */
922 static LLVMValueRef lds_load(struct lp_build_tgsi_context *bld_base,
923 enum tgsi_opcode_type type, unsigned swizzle,
924 LLVMValueRef dw_addr)
925 {
926 struct si_shader_context *ctx = si_shader_context(bld_base);
927 struct gallivm_state *gallivm = bld_base->base.gallivm;
928 LLVMValueRef value;
929
930 if (swizzle == ~0) {
931 LLVMValueRef values[TGSI_NUM_CHANNELS];
932
933 for (unsigned chan = 0; chan < TGSI_NUM_CHANNELS; chan++)
934 values[chan] = lds_load(bld_base, type, chan, dw_addr);
935
936 return lp_build_gather_values(bld_base->base.gallivm, values,
937 TGSI_NUM_CHANNELS);
938 }
939
940 dw_addr = lp_build_add(&bld_base->uint_bld, dw_addr,
941 lp_build_const_int32(gallivm, swizzle));
942
943 value = build_indexed_load(ctx, ctx->lds, dw_addr, false);
944 if (tgsi_type_is_64bit(type)) {
945 LLVMValueRef value2;
946 dw_addr = lp_build_add(&bld_base->uint_bld, dw_addr,
947 lp_build_const_int32(gallivm, 1));
948 value2 = build_indexed_load(ctx, ctx->lds, dw_addr, false);
949 return si_llvm_emit_fetch_64bit(bld_base, type, value, value2);
950 }
951
952 return LLVMBuildBitCast(gallivm->builder, value,
953 tgsi2llvmtype(bld_base, type), "");
954 }
955
956 /**
957 * Store to LDS.
958 *
959 * \param swizzle offset (typically 0..3)
960 * \param dw_addr address in dwords
961 * \param value value to store
962 */
963 static void lds_store(struct lp_build_tgsi_context *bld_base,
964 unsigned swizzle, LLVMValueRef dw_addr,
965 LLVMValueRef value)
966 {
967 struct si_shader_context *ctx = si_shader_context(bld_base);
968 struct gallivm_state *gallivm = bld_base->base.gallivm;
969
970 dw_addr = lp_build_add(&bld_base->uint_bld, dw_addr,
971 lp_build_const_int32(gallivm, swizzle));
972
973 value = LLVMBuildBitCast(gallivm->builder, value, ctx->i32, "");
974 build_indexed_store(ctx, ctx->lds,
975 dw_addr, value);
976 }
977
978 static LLVMValueRef fetch_input_tcs(
979 struct lp_build_tgsi_context *bld_base,
980 const struct tgsi_full_src_register *reg,
981 enum tgsi_opcode_type type, unsigned swizzle)
982 {
983 struct si_shader_context *ctx = si_shader_context(bld_base);
984 LLVMValueRef dw_addr, stride;
985
986 stride = unpack_param(ctx, SI_PARAM_TCS_IN_LAYOUT, 13, 8);
987 dw_addr = get_tcs_in_current_patch_offset(ctx);
988 dw_addr = get_dw_address(ctx, NULL, reg, stride, dw_addr);
989
990 return lds_load(bld_base, type, swizzle, dw_addr);
991 }
992
993 static LLVMValueRef fetch_output_tcs(
994 struct lp_build_tgsi_context *bld_base,
995 const struct tgsi_full_src_register *reg,
996 enum tgsi_opcode_type type, unsigned swizzle)
997 {
998 struct si_shader_context *ctx = si_shader_context(bld_base);
999 LLVMValueRef dw_addr, stride;
1000
1001 if (reg->Register.Dimension) {
1002 stride = unpack_param(ctx, SI_PARAM_TCS_OUT_LAYOUT, 13, 8);
1003 dw_addr = get_tcs_out_current_patch_offset(ctx);
1004 dw_addr = get_dw_address(ctx, NULL, reg, stride, dw_addr);
1005 } else {
1006 dw_addr = get_tcs_out_current_patch_data_offset(ctx);
1007 dw_addr = get_dw_address(ctx, NULL, reg, NULL, dw_addr);
1008 }
1009
1010 return lds_load(bld_base, type, swizzle, dw_addr);
1011 }
1012
1013 static LLVMValueRef fetch_input_tes(
1014 struct lp_build_tgsi_context *bld_base,
1015 const struct tgsi_full_src_register *reg,
1016 enum tgsi_opcode_type type, unsigned swizzle)
1017 {
1018 struct si_shader_context *ctx = si_shader_context(bld_base);
1019 struct gallivm_state *gallivm = bld_base->base.gallivm;
1020 LLVMValueRef rw_buffers, buffer, base, addr;
1021
1022 rw_buffers = LLVMGetParam(ctx->main_fn,
1023 SI_PARAM_RW_BUFFERS);
1024 buffer = build_indexed_load_const(ctx, rw_buffers,
1025 lp_build_const_int32(gallivm, SI_HS_RING_TESS_OFFCHIP));
1026
1027 base = LLVMGetParam(ctx->main_fn, ctx->param_oc_lds);
1028 addr = get_tcs_tes_buffer_address_from_reg(ctx, NULL, reg);
1029
1030 return buffer_load(bld_base, type, swizzle, buffer, base, addr);
1031 }
1032
1033 static void store_output_tcs(struct lp_build_tgsi_context *bld_base,
1034 const struct tgsi_full_instruction *inst,
1035 const struct tgsi_opcode_info *info,
1036 LLVMValueRef dst[4])
1037 {
1038 struct si_shader_context *ctx = si_shader_context(bld_base);
1039 struct gallivm_state *gallivm = bld_base->base.gallivm;
1040 const struct tgsi_full_dst_register *reg = &inst->Dst[0];
1041 unsigned chan_index;
1042 LLVMValueRef dw_addr, stride;
1043 LLVMValueRef rw_buffers, buffer, base, buf_addr;
1044 LLVMValueRef values[4];
1045
1046 /* Only handle per-patch and per-vertex outputs here.
1047 * Vectors will be lowered to scalars and this function will be called again.
1048 */
1049 if (reg->Register.File != TGSI_FILE_OUTPUT ||
1050 (dst[0] && LLVMGetTypeKind(LLVMTypeOf(dst[0])) == LLVMVectorTypeKind)) {
1051 si_llvm_emit_store(bld_base, inst, info, dst);
1052 return;
1053 }
1054
1055 if (reg->Register.Dimension) {
1056 stride = unpack_param(ctx, SI_PARAM_TCS_OUT_LAYOUT, 13, 8);
1057 dw_addr = get_tcs_out_current_patch_offset(ctx);
1058 dw_addr = get_dw_address(ctx, reg, NULL, stride, dw_addr);
1059 } else {
1060 dw_addr = get_tcs_out_current_patch_data_offset(ctx);
1061 dw_addr = get_dw_address(ctx, reg, NULL, NULL, dw_addr);
1062 }
1063
1064 rw_buffers = LLVMGetParam(ctx->main_fn,
1065 SI_PARAM_RW_BUFFERS);
1066 buffer = build_indexed_load_const(ctx, rw_buffers,
1067 lp_build_const_int32(gallivm, SI_HS_RING_TESS_OFFCHIP));
1068
1069 base = LLVMGetParam(ctx->main_fn, ctx->param_oc_lds);
1070 buf_addr = get_tcs_tes_buffer_address_from_reg(ctx, reg, NULL);
1071
1072
1073 TGSI_FOR_EACH_DST0_ENABLED_CHANNEL(inst, chan_index) {
1074 LLVMValueRef value = dst[chan_index];
1075
1076 if (inst->Instruction.Saturate)
1077 value = si_llvm_saturate(bld_base, value);
1078
1079 lds_store(bld_base, chan_index, dw_addr, value);
1080
1081 value = LLVMBuildBitCast(gallivm->builder, value, ctx->i32, "");
1082 values[chan_index] = value;
1083
1084 if (inst->Dst[0].Register.WriteMask != 0xF) {
1085 build_tbuffer_store_dwords(ctx, buffer, value, 1,
1086 buf_addr, base,
1087 4 * chan_index);
1088 }
1089 }
1090
1091 if (inst->Dst[0].Register.WriteMask == 0xF) {
1092 LLVMValueRef value = lp_build_gather_values(bld_base->base.gallivm,
1093 values, 4);
1094 build_tbuffer_store_dwords(ctx, buffer, value, 4, buf_addr,
1095 base, 0);
1096 }
1097 }
1098
1099 static LLVMValueRef fetch_input_gs(
1100 struct lp_build_tgsi_context *bld_base,
1101 const struct tgsi_full_src_register *reg,
1102 enum tgsi_opcode_type type,
1103 unsigned swizzle)
1104 {
1105 struct lp_build_context *base = &bld_base->base;
1106 struct si_shader_context *ctx = si_shader_context(bld_base);
1107 struct si_shader *shader = ctx->shader;
1108 struct lp_build_context *uint = &ctx->soa.bld_base.uint_bld;
1109 struct gallivm_state *gallivm = base->gallivm;
1110 LLVMValueRef vtx_offset;
1111 LLVMValueRef args[9];
1112 unsigned vtx_offset_param;
1113 struct tgsi_shader_info *info = &shader->selector->info;
1114 unsigned semantic_name = info->input_semantic_name[reg->Register.Index];
1115 unsigned semantic_index = info->input_semantic_index[reg->Register.Index];
1116 unsigned param;
1117 LLVMValueRef value;
1118
1119 if (swizzle != ~0 && semantic_name == TGSI_SEMANTIC_PRIMID)
1120 return get_primitive_id(bld_base, swizzle);
1121
1122 if (!reg->Register.Dimension)
1123 return NULL;
1124
1125 if (swizzle == ~0) {
1126 LLVMValueRef values[TGSI_NUM_CHANNELS];
1127 unsigned chan;
1128 for (chan = 0; chan < TGSI_NUM_CHANNELS; chan++) {
1129 values[chan] = fetch_input_gs(bld_base, reg, type, chan);
1130 }
1131 return lp_build_gather_values(bld_base->base.gallivm, values,
1132 TGSI_NUM_CHANNELS);
1133 }
1134
1135 /* Get the vertex offset parameter */
1136 vtx_offset_param = reg->Dimension.Index;
1137 if (vtx_offset_param < 2) {
1138 vtx_offset_param += SI_PARAM_VTX0_OFFSET;
1139 } else {
1140 assert(vtx_offset_param < 6);
1141 vtx_offset_param += SI_PARAM_VTX2_OFFSET - 2;
1142 }
1143 vtx_offset = lp_build_mul_imm(uint,
1144 LLVMGetParam(ctx->main_fn,
1145 vtx_offset_param),
1146 4);
1147
1148 param = si_shader_io_get_unique_index(semantic_name, semantic_index);
1149 args[0] = ctx->esgs_ring;
1150 args[1] = vtx_offset;
1151 args[2] = lp_build_const_int32(gallivm, (param * 4 + swizzle) * 256);
1152 args[3] = uint->zero;
1153 args[4] = uint->one; /* OFFEN */
1154 args[5] = uint->zero; /* IDXEN */
1155 args[6] = uint->one; /* GLC */
1156 args[7] = uint->zero; /* SLC */
1157 args[8] = uint->zero; /* TFE */
1158
1159 value = lp_build_intrinsic(gallivm->builder,
1160 "llvm.SI.buffer.load.dword.i32.i32",
1161 ctx->i32, args, 9,
1162 LP_FUNC_ATTR_READONLY);
1163 if (tgsi_type_is_64bit(type)) {
1164 LLVMValueRef value2;
1165 args[2] = lp_build_const_int32(gallivm, (param * 4 + swizzle + 1) * 256);
1166 value2 = lp_build_intrinsic(gallivm->builder,
1167 "llvm.SI.buffer.load.dword.i32.i32",
1168 ctx->i32, args, 9,
1169 LP_FUNC_ATTR_READONLY);
1170 return si_llvm_emit_fetch_64bit(bld_base, type,
1171 value, value2);
1172 }
1173 return LLVMBuildBitCast(gallivm->builder,
1174 value,
1175 tgsi2llvmtype(bld_base, type), "");
1176 }
1177
1178 static int lookup_interp_param_index(unsigned interpolate, unsigned location)
1179 {
1180 switch (interpolate) {
1181 case TGSI_INTERPOLATE_CONSTANT:
1182 return 0;
1183
1184 case TGSI_INTERPOLATE_LINEAR:
1185 if (location == TGSI_INTERPOLATE_LOC_SAMPLE)
1186 return SI_PARAM_LINEAR_SAMPLE;
1187 else if (location == TGSI_INTERPOLATE_LOC_CENTROID)
1188 return SI_PARAM_LINEAR_CENTROID;
1189 else
1190 return SI_PARAM_LINEAR_CENTER;
1191 break;
1192 case TGSI_INTERPOLATE_COLOR:
1193 case TGSI_INTERPOLATE_PERSPECTIVE:
1194 if (location == TGSI_INTERPOLATE_LOC_SAMPLE)
1195 return SI_PARAM_PERSP_SAMPLE;
1196 else if (location == TGSI_INTERPOLATE_LOC_CENTROID)
1197 return SI_PARAM_PERSP_CENTROID;
1198 else
1199 return SI_PARAM_PERSP_CENTER;
1200 break;
1201 default:
1202 fprintf(stderr, "Warning: Unhandled interpolation mode.\n");
1203 return -1;
1204 }
1205 }
1206
1207 /**
1208 * Interpolate a fragment shader input.
1209 *
1210 * @param ctx context
1211 * @param input_index index of the input in hardware
1212 * @param semantic_name TGSI_SEMANTIC_*
1213 * @param semantic_index semantic index
1214 * @param num_interp_inputs number of all interpolated inputs (= BCOLOR offset)
1215 * @param colors_read_mask color components read (4 bits for each color, 8 bits in total)
1216 * @param interp_param interpolation weights (i,j)
1217 * @param prim_mask SI_PARAM_PRIM_MASK
1218 * @param face SI_PARAM_FRONT_FACE
1219 * @param result the return value (4 components)
1220 */
1221 static void interp_fs_input(struct si_shader_context *ctx,
1222 unsigned input_index,
1223 unsigned semantic_name,
1224 unsigned semantic_index,
1225 unsigned num_interp_inputs,
1226 unsigned colors_read_mask,
1227 LLVMValueRef interp_param,
1228 LLVMValueRef prim_mask,
1229 LLVMValueRef face,
1230 LLVMValueRef result[4])
1231 {
1232 struct lp_build_context *base = &ctx->soa.bld_base.base;
1233 struct lp_build_context *uint = &ctx->soa.bld_base.uint_bld;
1234 struct gallivm_state *gallivm = base->gallivm;
1235 const char *intr_name;
1236 LLVMValueRef attr_number;
1237
1238 unsigned chan;
1239
1240 attr_number = lp_build_const_int32(gallivm, input_index);
1241
1242 /* fs.constant returns the param from the middle vertex, so it's not
1243 * really useful for flat shading. It's meant to be used for custom
1244 * interpolation (but the intrinsic can't fetch from the other two
1245 * vertices).
1246 *
1247 * Luckily, it doesn't matter, because we rely on the FLAT_SHADE state
1248 * to do the right thing. The only reason we use fs.constant is that
1249 * fs.interp cannot be used on integers, because they can be equal
1250 * to NaN.
1251 */
1252 intr_name = interp_param ? "llvm.SI.fs.interp" : "llvm.SI.fs.constant";
1253
1254 if (semantic_name == TGSI_SEMANTIC_COLOR &&
1255 ctx->shader->key.ps.prolog.color_two_side) {
1256 LLVMValueRef args[4];
1257 LLVMValueRef is_face_positive;
1258 LLVMValueRef back_attr_number;
1259
1260 /* If BCOLOR0 is used, BCOLOR1 is at offset "num_inputs + 1",
1261 * otherwise it's at offset "num_inputs".
1262 */
1263 unsigned back_attr_offset = num_interp_inputs;
1264 if (semantic_index == 1 && colors_read_mask & 0xf)
1265 back_attr_offset += 1;
1266
1267 back_attr_number = lp_build_const_int32(gallivm, back_attr_offset);
1268
1269 is_face_positive = LLVMBuildICmp(gallivm->builder, LLVMIntNE,
1270 face, uint->zero, "");
1271
1272 args[2] = prim_mask;
1273 args[3] = interp_param;
1274 for (chan = 0; chan < TGSI_NUM_CHANNELS; chan++) {
1275 LLVMValueRef llvm_chan = lp_build_const_int32(gallivm, chan);
1276 LLVMValueRef front, back;
1277
1278 args[0] = llvm_chan;
1279 args[1] = attr_number;
1280 front = lp_build_intrinsic(gallivm->builder, intr_name,
1281 ctx->f32, args, args[3] ? 4 : 3,
1282 LP_FUNC_ATTR_READNONE);
1283
1284 args[1] = back_attr_number;
1285 back = lp_build_intrinsic(gallivm->builder, intr_name,
1286 ctx->f32, args, args[3] ? 4 : 3,
1287 LP_FUNC_ATTR_READNONE);
1288
1289 result[chan] = LLVMBuildSelect(gallivm->builder,
1290 is_face_positive,
1291 front,
1292 back,
1293 "");
1294 }
1295 } else if (semantic_name == TGSI_SEMANTIC_FOG) {
1296 LLVMValueRef args[4];
1297
1298 args[0] = uint->zero;
1299 args[1] = attr_number;
1300 args[2] = prim_mask;
1301 args[3] = interp_param;
1302 result[0] = lp_build_intrinsic(gallivm->builder, intr_name,
1303 ctx->f32, args, args[3] ? 4 : 3,
1304 LP_FUNC_ATTR_READNONE);
1305 result[1] =
1306 result[2] = lp_build_const_float(gallivm, 0.0f);
1307 result[3] = lp_build_const_float(gallivm, 1.0f);
1308 } else {
1309 for (chan = 0; chan < TGSI_NUM_CHANNELS; chan++) {
1310 LLVMValueRef args[4];
1311 LLVMValueRef llvm_chan = lp_build_const_int32(gallivm, chan);
1312
1313 args[0] = llvm_chan;
1314 args[1] = attr_number;
1315 args[2] = prim_mask;
1316 args[3] = interp_param;
1317 result[chan] = lp_build_intrinsic(gallivm->builder, intr_name,
1318 ctx->f32, args, args[3] ? 4 : 3,
1319 LP_FUNC_ATTR_READNONE);
1320 }
1321 }
1322 }
1323
1324 static void declare_input_fs(
1325 struct si_shader_context *radeon_bld,
1326 unsigned input_index,
1327 const struct tgsi_full_declaration *decl,
1328 LLVMValueRef out[4])
1329 {
1330 struct lp_build_context *base = &radeon_bld->soa.bld_base.base;
1331 struct si_shader_context *ctx =
1332 si_shader_context(&radeon_bld->soa.bld_base);
1333 struct si_shader *shader = ctx->shader;
1334 LLVMValueRef main_fn = radeon_bld->main_fn;
1335 LLVMValueRef interp_param = NULL;
1336 int interp_param_idx;
1337
1338 /* Get colors from input VGPRs (set by the prolog). */
1339 if (decl->Semantic.Name == TGSI_SEMANTIC_COLOR) {
1340 unsigned i = decl->Semantic.Index;
1341 unsigned colors_read = shader->selector->info.colors_read;
1342 unsigned mask = colors_read >> (i * 4);
1343 unsigned offset = SI_PARAM_POS_FIXED_PT + 1 +
1344 (i ? util_bitcount(colors_read & 0xf) : 0);
1345
1346 out[0] = mask & 0x1 ? LLVMGetParam(main_fn, offset++) : base->undef;
1347 out[1] = mask & 0x2 ? LLVMGetParam(main_fn, offset++) : base->undef;
1348 out[2] = mask & 0x4 ? LLVMGetParam(main_fn, offset++) : base->undef;
1349 out[3] = mask & 0x8 ? LLVMGetParam(main_fn, offset++) : base->undef;
1350 return;
1351 }
1352
1353 interp_param_idx = lookup_interp_param_index(decl->Interp.Interpolate,
1354 decl->Interp.Location);
1355 if (interp_param_idx == -1)
1356 return;
1357 else if (interp_param_idx) {
1358 interp_param = LLVMGetParam(ctx->main_fn, interp_param_idx);
1359 }
1360
1361 if (decl->Semantic.Name == TGSI_SEMANTIC_COLOR &&
1362 decl->Interp.Interpolate == TGSI_INTERPOLATE_COLOR &&
1363 ctx->shader->key.ps.prolog.flatshade_colors)
1364 interp_param = NULL; /* load the constant color */
1365
1366 interp_fs_input(ctx, input_index, decl->Semantic.Name,
1367 decl->Semantic.Index, shader->selector->info.num_inputs,
1368 shader->selector->info.colors_read, interp_param,
1369 LLVMGetParam(main_fn, SI_PARAM_PRIM_MASK),
1370 LLVMGetParam(main_fn, SI_PARAM_FRONT_FACE),
1371 &out[0]);
1372 }
1373
1374 static LLVMValueRef get_sample_id(struct si_shader_context *radeon_bld)
1375 {
1376 return unpack_param(si_shader_context(&radeon_bld->soa.bld_base),
1377 SI_PARAM_ANCILLARY, 8, 4);
1378 }
1379
1380 /**
1381 * Set range metadata on an instruction. This can only be used on load and
1382 * call instructions. If you know an instruction can only produce the values
1383 * 0, 1, 2, you would do set_range_metadata(value, 0, 3);
1384 * \p lo is the minimum value inclusive.
1385 * \p hi is the maximum value exclusive.
1386 */
1387 static void set_range_metadata(struct si_shader_context *ctx,
1388 LLVMValueRef value, unsigned lo, unsigned hi)
1389 {
1390 LLVMValueRef range_md, md_args[2];
1391 LLVMTypeRef type = LLVMTypeOf(value);
1392 LLVMContextRef context = LLVMGetTypeContext(type);
1393
1394 md_args[0] = LLVMConstInt(type, lo, false);
1395 md_args[1] = LLVMConstInt(type, hi, false);
1396 range_md = LLVMMDNodeInContext(context, md_args, 2);
1397 LLVMSetMetadata(value, ctx->range_md_kind, range_md);
1398 }
1399
1400 static LLVMValueRef get_thread_id(struct si_shader_context *ctx)
1401 {
1402 struct gallivm_state *gallivm = &ctx->gallivm;
1403 LLVMValueRef tid;
1404
1405 if (HAVE_LLVM < 0x0308) {
1406 tid = lp_build_intrinsic(gallivm->builder, "llvm.SI.tid",
1407 ctx->i32, NULL, 0, LP_FUNC_ATTR_READNONE);
1408 } else {
1409 LLVMValueRef tid_args[2];
1410 tid_args[0] = lp_build_const_int32(gallivm, 0xffffffff);
1411 tid_args[1] = lp_build_const_int32(gallivm, 0);
1412 tid_args[1] = lp_build_intrinsic(gallivm->builder,
1413 "llvm.amdgcn.mbcnt.lo", ctx->i32,
1414 tid_args, 2, LP_FUNC_ATTR_READNONE);
1415
1416 tid = lp_build_intrinsic(gallivm->builder,
1417 "llvm.amdgcn.mbcnt.hi", ctx->i32,
1418 tid_args, 2, LP_FUNC_ATTR_READNONE);
1419 }
1420 set_range_metadata(ctx, tid, 0, 64);
1421 return tid;
1422 }
1423
1424 /**
1425 * Load a dword from a constant buffer.
1426 */
1427 static LLVMValueRef buffer_load_const(struct si_shader_context *ctx,
1428 LLVMValueRef resource,
1429 LLVMValueRef offset)
1430 {
1431 LLVMBuilderRef builder = ctx->gallivm.builder;
1432 LLVMValueRef args[2] = {resource, offset};
1433
1434 return lp_build_intrinsic(builder, "llvm.SI.load.const", ctx->f32, args, 2,
1435 LP_FUNC_ATTR_READNONE);
1436 }
1437
1438 static LLVMValueRef load_sample_position(struct si_shader_context *radeon_bld, LLVMValueRef sample_id)
1439 {
1440 struct si_shader_context *ctx =
1441 si_shader_context(&radeon_bld->soa.bld_base);
1442 struct lp_build_context *uint_bld = &radeon_bld->soa.bld_base.uint_bld;
1443 struct gallivm_state *gallivm = &radeon_bld->gallivm;
1444 LLVMBuilderRef builder = gallivm->builder;
1445 LLVMValueRef desc = LLVMGetParam(ctx->main_fn, SI_PARAM_RW_BUFFERS);
1446 LLVMValueRef buf_index = lp_build_const_int32(gallivm, SI_PS_CONST_SAMPLE_POSITIONS);
1447 LLVMValueRef resource = build_indexed_load_const(ctx, desc, buf_index);
1448
1449 /* offset = sample_id * 8 (8 = 2 floats containing samplepos.xy) */
1450 LLVMValueRef offset0 = lp_build_mul_imm(uint_bld, sample_id, 8);
1451 LLVMValueRef offset1 = LLVMBuildAdd(builder, offset0, lp_build_const_int32(gallivm, 4), "");
1452
1453 LLVMValueRef pos[4] = {
1454 buffer_load_const(ctx, resource, offset0),
1455 buffer_load_const(ctx, resource, offset1),
1456 lp_build_const_float(gallivm, 0),
1457 lp_build_const_float(gallivm, 0)
1458 };
1459
1460 return lp_build_gather_values(gallivm, pos, 4);
1461 }
1462
1463 static void declare_system_value(
1464 struct si_shader_context *radeon_bld,
1465 unsigned index,
1466 const struct tgsi_full_declaration *decl)
1467 {
1468 struct si_shader_context *ctx =
1469 si_shader_context(&radeon_bld->soa.bld_base);
1470 struct lp_build_context *bld = &radeon_bld->soa.bld_base.base;
1471 struct gallivm_state *gallivm = &radeon_bld->gallivm;
1472 LLVMValueRef value = 0;
1473
1474 switch (decl->Semantic.Name) {
1475 case TGSI_SEMANTIC_INSTANCEID:
1476 value = LLVMGetParam(radeon_bld->main_fn,
1477 ctx->param_instance_id);
1478 break;
1479
1480 case TGSI_SEMANTIC_VERTEXID:
1481 value = LLVMBuildAdd(gallivm->builder,
1482 LLVMGetParam(radeon_bld->main_fn,
1483 ctx->param_vertex_id),
1484 LLVMGetParam(radeon_bld->main_fn,
1485 SI_PARAM_BASE_VERTEX), "");
1486 break;
1487
1488 case TGSI_SEMANTIC_VERTEXID_NOBASE:
1489 value = LLVMGetParam(radeon_bld->main_fn,
1490 ctx->param_vertex_id);
1491 break;
1492
1493 case TGSI_SEMANTIC_BASEVERTEX:
1494 value = LLVMGetParam(radeon_bld->main_fn,
1495 SI_PARAM_BASE_VERTEX);
1496 break;
1497
1498 case TGSI_SEMANTIC_BASEINSTANCE:
1499 value = LLVMGetParam(radeon_bld->main_fn,
1500 SI_PARAM_START_INSTANCE);
1501 break;
1502
1503 case TGSI_SEMANTIC_DRAWID:
1504 value = LLVMGetParam(radeon_bld->main_fn,
1505 SI_PARAM_DRAWID);
1506 break;
1507
1508 case TGSI_SEMANTIC_INVOCATIONID:
1509 if (ctx->type == PIPE_SHADER_TESS_CTRL)
1510 value = unpack_param(ctx, SI_PARAM_REL_IDS, 8, 5);
1511 else if (ctx->type == PIPE_SHADER_GEOMETRY)
1512 value = LLVMGetParam(radeon_bld->main_fn,
1513 SI_PARAM_GS_INSTANCE_ID);
1514 else
1515 assert(!"INVOCATIONID not implemented");
1516 break;
1517
1518 case TGSI_SEMANTIC_POSITION:
1519 {
1520 LLVMValueRef pos[4] = {
1521 LLVMGetParam(radeon_bld->main_fn, SI_PARAM_POS_X_FLOAT),
1522 LLVMGetParam(radeon_bld->main_fn, SI_PARAM_POS_Y_FLOAT),
1523 LLVMGetParam(radeon_bld->main_fn, SI_PARAM_POS_Z_FLOAT),
1524 lp_build_emit_llvm_unary(&radeon_bld->soa.bld_base, TGSI_OPCODE_RCP,
1525 LLVMGetParam(radeon_bld->main_fn,
1526 SI_PARAM_POS_W_FLOAT)),
1527 };
1528 value = lp_build_gather_values(gallivm, pos, 4);
1529 break;
1530 }
1531
1532 case TGSI_SEMANTIC_FACE:
1533 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_FRONT_FACE);
1534 break;
1535
1536 case TGSI_SEMANTIC_SAMPLEID:
1537 value = get_sample_id(radeon_bld);
1538 break;
1539
1540 case TGSI_SEMANTIC_SAMPLEPOS: {
1541 LLVMValueRef pos[4] = {
1542 LLVMGetParam(radeon_bld->main_fn, SI_PARAM_POS_X_FLOAT),
1543 LLVMGetParam(radeon_bld->main_fn, SI_PARAM_POS_Y_FLOAT),
1544 lp_build_const_float(gallivm, 0),
1545 lp_build_const_float(gallivm, 0)
1546 };
1547 pos[0] = lp_build_emit_llvm_unary(&radeon_bld->soa.bld_base,
1548 TGSI_OPCODE_FRC, pos[0]);
1549 pos[1] = lp_build_emit_llvm_unary(&radeon_bld->soa.bld_base,
1550 TGSI_OPCODE_FRC, pos[1]);
1551 value = lp_build_gather_values(gallivm, pos, 4);
1552 break;
1553 }
1554
1555 case TGSI_SEMANTIC_SAMPLEMASK:
1556 /* This can only occur with the OpenGL Core profile, which
1557 * doesn't support smoothing.
1558 */
1559 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_SAMPLE_COVERAGE);
1560 break;
1561
1562 case TGSI_SEMANTIC_TESSCOORD:
1563 {
1564 LLVMValueRef coord[4] = {
1565 LLVMGetParam(radeon_bld->main_fn, ctx->param_tes_u),
1566 LLVMGetParam(radeon_bld->main_fn, ctx->param_tes_v),
1567 bld->zero,
1568 bld->zero
1569 };
1570
1571 /* For triangles, the vector should be (u, v, 1-u-v). */
1572 if (ctx->shader->selector->info.properties[TGSI_PROPERTY_TES_PRIM_MODE] ==
1573 PIPE_PRIM_TRIANGLES)
1574 coord[2] = lp_build_sub(bld, bld->one,
1575 lp_build_add(bld, coord[0], coord[1]));
1576
1577 value = lp_build_gather_values(gallivm, coord, 4);
1578 break;
1579 }
1580
1581 case TGSI_SEMANTIC_VERTICESIN:
1582 if (ctx->type == PIPE_SHADER_TESS_CTRL)
1583 value = unpack_param(ctx, SI_PARAM_TCS_OUT_LAYOUT, 26, 6);
1584 else if (ctx->type == PIPE_SHADER_TESS_EVAL)
1585 value = unpack_param(ctx, SI_PARAM_TCS_OFFCHIP_LAYOUT, 9, 7);
1586 else
1587 assert(!"invalid shader stage for TGSI_SEMANTIC_VERTICESIN");
1588 break;
1589
1590 case TGSI_SEMANTIC_TESSINNER:
1591 case TGSI_SEMANTIC_TESSOUTER:
1592 {
1593 LLVMValueRef rw_buffers, buffer, base, addr;
1594 int param = si_shader_io_get_unique_index(decl->Semantic.Name, 0);
1595
1596 rw_buffers = LLVMGetParam(ctx->main_fn,
1597 SI_PARAM_RW_BUFFERS);
1598 buffer = build_indexed_load_const(ctx, rw_buffers,
1599 lp_build_const_int32(gallivm, SI_HS_RING_TESS_OFFCHIP));
1600
1601 base = LLVMGetParam(ctx->main_fn, ctx->param_oc_lds);
1602 addr = get_tcs_tes_buffer_address(ctx, NULL,
1603 lp_build_const_int32(gallivm, param));
1604
1605 value = buffer_load(&radeon_bld->soa.bld_base, TGSI_TYPE_FLOAT,
1606 ~0, buffer, base, addr);
1607
1608 break;
1609 }
1610
1611 case TGSI_SEMANTIC_DEFAULT_TESSOUTER_SI:
1612 case TGSI_SEMANTIC_DEFAULT_TESSINNER_SI:
1613 {
1614 LLVMValueRef buf, slot, val[4];
1615 int i, offset;
1616
1617 slot = lp_build_const_int32(gallivm, SI_HS_CONST_DEFAULT_TESS_LEVELS);
1618 buf = LLVMGetParam(ctx->main_fn, SI_PARAM_RW_BUFFERS);
1619 buf = build_indexed_load_const(ctx, buf, slot);
1620 offset = decl->Semantic.Name == TGSI_SEMANTIC_DEFAULT_TESSINNER_SI ? 4 : 0;
1621
1622 for (i = 0; i < 4; i++)
1623 val[i] = buffer_load_const(ctx, buf,
1624 lp_build_const_int32(gallivm, (offset + i) * 4));
1625 value = lp_build_gather_values(gallivm, val, 4);
1626 break;
1627 }
1628
1629 case TGSI_SEMANTIC_PRIMID:
1630 value = get_primitive_id(&radeon_bld->soa.bld_base, 0);
1631 break;
1632
1633 case TGSI_SEMANTIC_GRID_SIZE:
1634 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_GRID_SIZE);
1635 break;
1636
1637 case TGSI_SEMANTIC_BLOCK_SIZE:
1638 {
1639 LLVMValueRef values[3];
1640 unsigned i;
1641 unsigned *properties = ctx->shader->selector->info.properties;
1642
1643 if (properties[TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH] != 0) {
1644 unsigned sizes[3] = {
1645 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH],
1646 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_HEIGHT],
1647 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_DEPTH]
1648 };
1649
1650 for (i = 0; i < 3; ++i)
1651 values[i] = lp_build_const_int32(gallivm, sizes[i]);
1652
1653 value = lp_build_gather_values(gallivm, values, 3);
1654 } else {
1655 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_BLOCK_SIZE);
1656 }
1657 break;
1658 }
1659
1660 case TGSI_SEMANTIC_BLOCK_ID:
1661 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_BLOCK_ID);
1662 break;
1663
1664 case TGSI_SEMANTIC_THREAD_ID:
1665 value = LLVMGetParam(radeon_bld->main_fn, SI_PARAM_THREAD_ID);
1666 break;
1667
1668 #if HAVE_LLVM >= 0x0309
1669 case TGSI_SEMANTIC_HELPER_INVOCATION:
1670 value = lp_build_intrinsic(gallivm->builder,
1671 "llvm.amdgcn.ps.live",
1672 ctx->i1, NULL, 0,
1673 LP_FUNC_ATTR_READNONE);
1674 value = LLVMBuildNot(gallivm->builder, value, "");
1675 value = LLVMBuildSExt(gallivm->builder, value, ctx->i32, "");
1676 break;
1677 #endif
1678
1679 default:
1680 assert(!"unknown system value");
1681 return;
1682 }
1683
1684 radeon_bld->system_values[index] = value;
1685 }
1686
1687 static void declare_compute_memory(struct si_shader_context *radeon_bld,
1688 const struct tgsi_full_declaration *decl)
1689 {
1690 struct si_shader_context *ctx =
1691 si_shader_context(&radeon_bld->soa.bld_base);
1692 struct si_shader_selector *sel = ctx->shader->selector;
1693 struct gallivm_state *gallivm = &radeon_bld->gallivm;
1694
1695 LLVMTypeRef i8p = LLVMPointerType(ctx->i8, LOCAL_ADDR_SPACE);
1696 LLVMValueRef var;
1697
1698 assert(decl->Declaration.MemType == TGSI_MEMORY_TYPE_SHARED);
1699 assert(decl->Range.First == decl->Range.Last);
1700 assert(!ctx->shared_memory);
1701
1702 var = LLVMAddGlobalInAddressSpace(gallivm->module,
1703 LLVMArrayType(ctx->i8, sel->local_size),
1704 "compute_lds",
1705 LOCAL_ADDR_SPACE);
1706 LLVMSetAlignment(var, 4);
1707
1708 ctx->shared_memory = LLVMBuildBitCast(gallivm->builder, var, i8p, "");
1709 }
1710
1711 static LLVMValueRef load_const_buffer_desc(struct si_shader_context *ctx, int i)
1712 {
1713 LLVMValueRef list_ptr = LLVMGetParam(ctx->main_fn,
1714 SI_PARAM_CONST_BUFFERS);
1715
1716 return build_indexed_load_const(ctx, list_ptr,
1717 LLVMConstInt(ctx->i32, i, 0));
1718 }
1719
1720 static LLVMValueRef fetch_constant(
1721 struct lp_build_tgsi_context *bld_base,
1722 const struct tgsi_full_src_register *reg,
1723 enum tgsi_opcode_type type,
1724 unsigned swizzle)
1725 {
1726 struct si_shader_context *ctx = si_shader_context(bld_base);
1727 struct lp_build_context *base = &bld_base->base;
1728 const struct tgsi_ind_register *ireg = &reg->Indirect;
1729 unsigned buf, idx;
1730
1731 LLVMValueRef addr, bufp;
1732 LLVMValueRef result;
1733
1734 if (swizzle == LP_CHAN_ALL) {
1735 unsigned chan;
1736 LLVMValueRef values[4];
1737 for (chan = 0; chan < TGSI_NUM_CHANNELS; ++chan)
1738 values[chan] = fetch_constant(bld_base, reg, type, chan);
1739
1740 return lp_build_gather_values(bld_base->base.gallivm, values, 4);
1741 }
1742
1743 buf = reg->Register.Dimension ? reg->Dimension.Index : 0;
1744 idx = reg->Register.Index * 4 + swizzle;
1745
1746 if (reg->Register.Dimension && reg->Dimension.Indirect) {
1747 LLVMValueRef ptr = LLVMGetParam(ctx->main_fn, SI_PARAM_CONST_BUFFERS);
1748 LLVMValueRef index;
1749 index = get_bounded_indirect_index(ctx, &reg->DimIndirect,
1750 reg->Dimension.Index,
1751 SI_NUM_CONST_BUFFERS);
1752 bufp = build_indexed_load_const(ctx, ptr, index);
1753 } else
1754 bufp = load_const_buffer_desc(ctx, buf);
1755
1756 if (reg->Register.Indirect) {
1757 addr = ctx->soa.addr[ireg->Index][ireg->Swizzle];
1758 addr = LLVMBuildLoad(base->gallivm->builder, addr, "load addr reg");
1759 addr = lp_build_mul_imm(&bld_base->uint_bld, addr, 16);
1760 addr = lp_build_add(&bld_base->uint_bld, addr,
1761 lp_build_const_int32(base->gallivm, idx * 4));
1762 } else {
1763 addr = LLVMConstInt(ctx->i32, idx * 4, 0);
1764 }
1765
1766 result = buffer_load_const(ctx, bufp, addr);
1767
1768 if (!tgsi_type_is_64bit(type))
1769 result = bitcast(bld_base, type, result);
1770 else {
1771 LLVMValueRef addr2, result2;
1772
1773 addr2 = lp_build_add(&bld_base->uint_bld, addr,
1774 LLVMConstInt(ctx->i32, 4, 0));
1775 result2 = buffer_load_const(ctx, bufp, addr2);
1776
1777 result = si_llvm_emit_fetch_64bit(bld_base, type,
1778 result, result2);
1779 }
1780 return result;
1781 }
1782
1783 /* Upper 16 bits must be zero. */
1784 static LLVMValueRef si_llvm_pack_two_int16(struct gallivm_state *gallivm,
1785 LLVMValueRef val[2])
1786 {
1787 return LLVMBuildOr(gallivm->builder, val[0],
1788 LLVMBuildShl(gallivm->builder, val[1],
1789 lp_build_const_int32(gallivm, 16),
1790 ""), "");
1791 }
1792
1793 /* Upper 16 bits are ignored and will be dropped. */
1794 static LLVMValueRef si_llvm_pack_two_int32_as_int16(struct gallivm_state *gallivm,
1795 LLVMValueRef val[2])
1796 {
1797 LLVMValueRef v[2] = {
1798 LLVMBuildAnd(gallivm->builder, val[0],
1799 lp_build_const_int32(gallivm, 0xffff), ""),
1800 val[1],
1801 };
1802 return si_llvm_pack_two_int16(gallivm, v);
1803 }
1804
1805 /* Initialize arguments for the shader export intrinsic */
1806 static void si_llvm_init_export_args(struct lp_build_tgsi_context *bld_base,
1807 LLVMValueRef *values,
1808 unsigned target,
1809 LLVMValueRef *args)
1810 {
1811 struct si_shader_context *ctx = si_shader_context(bld_base);
1812 struct lp_build_context *uint =
1813 &ctx->soa.bld_base.uint_bld;
1814 struct lp_build_context *base = &bld_base->base;
1815 struct gallivm_state *gallivm = base->gallivm;
1816 LLVMBuilderRef builder = base->gallivm->builder;
1817 LLVMValueRef val[4];
1818 unsigned spi_shader_col_format = V_028714_SPI_SHADER_32_ABGR;
1819 unsigned chan;
1820 bool is_int8;
1821
1822 /* Default is 0xf. Adjusted below depending on the format. */
1823 args[0] = lp_build_const_int32(base->gallivm, 0xf); /* writemask */
1824
1825 /* Specify whether the EXEC mask represents the valid mask */
1826 args[1] = uint->zero;
1827
1828 /* Specify whether this is the last export */
1829 args[2] = uint->zero;
1830
1831 /* Specify the target we are exporting */
1832 args[3] = lp_build_const_int32(base->gallivm, target);
1833
1834 if (ctx->type == PIPE_SHADER_FRAGMENT) {
1835 const union si_shader_key *key = &ctx->shader->key;
1836 unsigned col_formats = key->ps.epilog.spi_shader_col_format;
1837 int cbuf = target - V_008DFC_SQ_EXP_MRT;
1838
1839 assert(cbuf >= 0 && cbuf < 8);
1840 spi_shader_col_format = (col_formats >> (cbuf * 4)) & 0xf;
1841 is_int8 = (key->ps.epilog.color_is_int8 >> cbuf) & 0x1;
1842 }
1843
1844 args[4] = uint->zero; /* COMPR flag */
1845 args[5] = base->undef;
1846 args[6] = base->undef;
1847 args[7] = base->undef;
1848 args[8] = base->undef;
1849
1850 switch (spi_shader_col_format) {
1851 case V_028714_SPI_SHADER_ZERO:
1852 args[0] = uint->zero; /* writemask */
1853 args[3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_NULL);
1854 break;
1855
1856 case V_028714_SPI_SHADER_32_R:
1857 args[0] = uint->one; /* writemask */
1858 args[5] = values[0];
1859 break;
1860
1861 case V_028714_SPI_SHADER_32_GR:
1862 args[0] = lp_build_const_int32(base->gallivm, 0x3); /* writemask */
1863 args[5] = values[0];
1864 args[6] = values[1];
1865 break;
1866
1867 case V_028714_SPI_SHADER_32_AR:
1868 args[0] = lp_build_const_int32(base->gallivm, 0x9); /* writemask */
1869 args[5] = values[0];
1870 args[8] = values[3];
1871 break;
1872
1873 case V_028714_SPI_SHADER_FP16_ABGR:
1874 args[4] = uint->one; /* COMPR flag */
1875
1876 for (chan = 0; chan < 2; chan++) {
1877 LLVMValueRef pack_args[2] = {
1878 values[2 * chan],
1879 values[2 * chan + 1]
1880 };
1881 LLVMValueRef packed;
1882
1883 packed = lp_build_intrinsic(base->gallivm->builder,
1884 "llvm.SI.packf16",
1885 ctx->i32, pack_args, 2,
1886 LP_FUNC_ATTR_READNONE);
1887 args[chan + 5] =
1888 LLVMBuildBitCast(base->gallivm->builder,
1889 packed, ctx->f32, "");
1890 }
1891 break;
1892
1893 case V_028714_SPI_SHADER_UNORM16_ABGR:
1894 for (chan = 0; chan < 4; chan++) {
1895 val[chan] = si_llvm_saturate(bld_base, values[chan]);
1896 val[chan] = LLVMBuildFMul(builder, val[chan],
1897 lp_build_const_float(gallivm, 65535), "");
1898 val[chan] = LLVMBuildFAdd(builder, val[chan],
1899 lp_build_const_float(gallivm, 0.5), "");
1900 val[chan] = LLVMBuildFPToUI(builder, val[chan],
1901 ctx->i32, "");
1902 }
1903
1904 args[4] = uint->one; /* COMPR flag */
1905 args[5] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1906 si_llvm_pack_two_int16(gallivm, val));
1907 args[6] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1908 si_llvm_pack_two_int16(gallivm, val+2));
1909 break;
1910
1911 case V_028714_SPI_SHADER_SNORM16_ABGR:
1912 for (chan = 0; chan < 4; chan++) {
1913 /* Clamp between [-1, 1]. */
1914 val[chan] = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MIN,
1915 values[chan],
1916 lp_build_const_float(gallivm, 1));
1917 val[chan] = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_MAX,
1918 val[chan],
1919 lp_build_const_float(gallivm, -1));
1920 /* Convert to a signed integer in [-32767, 32767]. */
1921 val[chan] = LLVMBuildFMul(builder, val[chan],
1922 lp_build_const_float(gallivm, 32767), "");
1923 /* If positive, add 0.5, else add -0.5. */
1924 val[chan] = LLVMBuildFAdd(builder, val[chan],
1925 LLVMBuildSelect(builder,
1926 LLVMBuildFCmp(builder, LLVMRealOGE,
1927 val[chan], base->zero, ""),
1928 lp_build_const_float(gallivm, 0.5),
1929 lp_build_const_float(gallivm, -0.5), ""), "");
1930 val[chan] = LLVMBuildFPToSI(builder, val[chan], ctx->i32, "");
1931 }
1932
1933 args[4] = uint->one; /* COMPR flag */
1934 args[5] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1935 si_llvm_pack_two_int32_as_int16(gallivm, val));
1936 args[6] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1937 si_llvm_pack_two_int32_as_int16(gallivm, val+2));
1938 break;
1939
1940 case V_028714_SPI_SHADER_UINT16_ABGR: {
1941 LLVMValueRef max = lp_build_const_int32(gallivm, is_int8 ?
1942 255 : 65535);
1943 /* Clamp. */
1944 for (chan = 0; chan < 4; chan++) {
1945 val[chan] = bitcast(bld_base, TGSI_TYPE_UNSIGNED, values[chan]);
1946 val[chan] = lp_build_emit_llvm_binary(bld_base, TGSI_OPCODE_UMIN,
1947 val[chan], max);
1948 }
1949
1950 args[4] = uint->one; /* COMPR flag */
1951 args[5] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1952 si_llvm_pack_two_int16(gallivm, val));
1953 args[6] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1954 si_llvm_pack_two_int16(gallivm, val+2));
1955 break;
1956 }
1957
1958 case V_028714_SPI_SHADER_SINT16_ABGR: {
1959 LLVMValueRef max = lp_build_const_int32(gallivm, is_int8 ?
1960 127 : 32767);
1961 LLVMValueRef min = lp_build_const_int32(gallivm, is_int8 ?
1962 -128 : -32768);
1963 /* Clamp. */
1964 for (chan = 0; chan < 4; chan++) {
1965 val[chan] = bitcast(bld_base, TGSI_TYPE_UNSIGNED, values[chan]);
1966 val[chan] = lp_build_emit_llvm_binary(bld_base,
1967 TGSI_OPCODE_IMIN,
1968 val[chan], max);
1969 val[chan] = lp_build_emit_llvm_binary(bld_base,
1970 TGSI_OPCODE_IMAX,
1971 val[chan], min);
1972 }
1973
1974 args[4] = uint->one; /* COMPR flag */
1975 args[5] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1976 si_llvm_pack_two_int32_as_int16(gallivm, val));
1977 args[6] = bitcast(bld_base, TGSI_TYPE_FLOAT,
1978 si_llvm_pack_two_int32_as_int16(gallivm, val+2));
1979 break;
1980 }
1981
1982 case V_028714_SPI_SHADER_32_ABGR:
1983 memcpy(&args[5], values, sizeof(values[0]) * 4);
1984 break;
1985 }
1986 }
1987
1988 static void si_alpha_test(struct lp_build_tgsi_context *bld_base,
1989 LLVMValueRef alpha)
1990 {
1991 struct si_shader_context *ctx = si_shader_context(bld_base);
1992 struct gallivm_state *gallivm = bld_base->base.gallivm;
1993
1994 if (ctx->shader->key.ps.epilog.alpha_func != PIPE_FUNC_NEVER) {
1995 LLVMValueRef alpha_ref = LLVMGetParam(ctx->main_fn,
1996 SI_PARAM_ALPHA_REF);
1997
1998 LLVMValueRef alpha_pass =
1999 lp_build_cmp(&bld_base->base,
2000 ctx->shader->key.ps.epilog.alpha_func,
2001 alpha, alpha_ref);
2002 LLVMValueRef arg =
2003 lp_build_select(&bld_base->base,
2004 alpha_pass,
2005 lp_build_const_float(gallivm, 1.0f),
2006 lp_build_const_float(gallivm, -1.0f));
2007
2008 lp_build_intrinsic(gallivm->builder, "llvm.AMDGPU.kill",
2009 ctx->voidt, &arg, 1, 0);
2010 } else {
2011 lp_build_intrinsic(gallivm->builder, "llvm.AMDGPU.kilp",
2012 ctx->voidt, NULL, 0, 0);
2013 }
2014 }
2015
2016 static LLVMValueRef si_scale_alpha_by_sample_mask(struct lp_build_tgsi_context *bld_base,
2017 LLVMValueRef alpha,
2018 unsigned samplemask_param)
2019 {
2020 struct si_shader_context *ctx = si_shader_context(bld_base);
2021 struct gallivm_state *gallivm = bld_base->base.gallivm;
2022 LLVMValueRef coverage;
2023
2024 /* alpha = alpha * popcount(coverage) / SI_NUM_SMOOTH_AA_SAMPLES */
2025 coverage = LLVMGetParam(ctx->main_fn,
2026 samplemask_param);
2027 coverage = bitcast(bld_base, TGSI_TYPE_SIGNED, coverage);
2028
2029 coverage = lp_build_intrinsic(gallivm->builder, "llvm.ctpop.i32",
2030 ctx->i32,
2031 &coverage, 1, LP_FUNC_ATTR_READNONE);
2032
2033 coverage = LLVMBuildUIToFP(gallivm->builder, coverage,
2034 ctx->f32, "");
2035
2036 coverage = LLVMBuildFMul(gallivm->builder, coverage,
2037 lp_build_const_float(gallivm,
2038 1.0 / SI_NUM_SMOOTH_AA_SAMPLES), "");
2039
2040 return LLVMBuildFMul(gallivm->builder, alpha, coverage, "");
2041 }
2042
2043 static void si_llvm_emit_clipvertex(struct lp_build_tgsi_context *bld_base,
2044 LLVMValueRef (*pos)[9], LLVMValueRef *out_elts)
2045 {
2046 struct si_shader_context *ctx = si_shader_context(bld_base);
2047 struct lp_build_context *base = &bld_base->base;
2048 struct lp_build_context *uint = &ctx->soa.bld_base.uint_bld;
2049 unsigned reg_index;
2050 unsigned chan;
2051 unsigned const_chan;
2052 LLVMValueRef base_elt;
2053 LLVMValueRef ptr = LLVMGetParam(ctx->main_fn, SI_PARAM_RW_BUFFERS);
2054 LLVMValueRef constbuf_index = lp_build_const_int32(base->gallivm,
2055 SI_VS_CONST_CLIP_PLANES);
2056 LLVMValueRef const_resource = build_indexed_load_const(ctx, ptr, constbuf_index);
2057
2058 for (reg_index = 0; reg_index < 2; reg_index ++) {
2059 LLVMValueRef *args = pos[2 + reg_index];
2060
2061 args[5] =
2062 args[6] =
2063 args[7] =
2064 args[8] = lp_build_const_float(base->gallivm, 0.0f);
2065
2066 /* Compute dot products of position and user clip plane vectors */
2067 for (chan = 0; chan < TGSI_NUM_CHANNELS; chan++) {
2068 for (const_chan = 0; const_chan < TGSI_NUM_CHANNELS; const_chan++) {
2069 args[1] = lp_build_const_int32(base->gallivm,
2070 ((reg_index * 4 + chan) * 4 +
2071 const_chan) * 4);
2072 base_elt = buffer_load_const(ctx, const_resource,
2073 args[1]);
2074 args[5 + chan] =
2075 lp_build_add(base, args[5 + chan],
2076 lp_build_mul(base, base_elt,
2077 out_elts[const_chan]));
2078 }
2079 }
2080
2081 args[0] = lp_build_const_int32(base->gallivm, 0xf);
2082 args[1] = uint->zero;
2083 args[2] = uint->zero;
2084 args[3] = lp_build_const_int32(base->gallivm,
2085 V_008DFC_SQ_EXP_POS + 2 + reg_index);
2086 args[4] = uint->zero;
2087 }
2088 }
2089
2090 static void si_dump_streamout(struct pipe_stream_output_info *so)
2091 {
2092 unsigned i;
2093
2094 if (so->num_outputs)
2095 fprintf(stderr, "STREAMOUT\n");
2096
2097 for (i = 0; i < so->num_outputs; i++) {
2098 unsigned mask = ((1 << so->output[i].num_components) - 1) <<
2099 so->output[i].start_component;
2100 fprintf(stderr, " %i: BUF%i[%i..%i] <- OUT[%i].%s%s%s%s\n",
2101 i, so->output[i].output_buffer,
2102 so->output[i].dst_offset, so->output[i].dst_offset + so->output[i].num_components - 1,
2103 so->output[i].register_index,
2104 mask & 1 ? "x" : "",
2105 mask & 2 ? "y" : "",
2106 mask & 4 ? "z" : "",
2107 mask & 8 ? "w" : "");
2108 }
2109 }
2110
2111 /* On SI, the vertex shader is responsible for writing streamout data
2112 * to buffers. */
2113 static void si_llvm_emit_streamout(struct si_shader_context *ctx,
2114 struct si_shader_output_values *outputs,
2115 unsigned noutput)
2116 {
2117 struct pipe_stream_output_info *so = &ctx->shader->selector->so;
2118 struct gallivm_state *gallivm = &ctx->gallivm;
2119 LLVMBuilderRef builder = gallivm->builder;
2120 int i, j;
2121 struct lp_build_if_state if_ctx;
2122 LLVMValueRef so_buffers[4];
2123 LLVMValueRef buf_ptr = LLVMGetParam(ctx->main_fn,
2124 SI_PARAM_RW_BUFFERS);
2125
2126 /* Load the descriptors. */
2127 for (i = 0; i < 4; ++i) {
2128 if (ctx->shader->selector->so.stride[i]) {
2129 LLVMValueRef offset = lp_build_const_int32(gallivm,
2130 SI_VS_STREAMOUT_BUF0 + i);
2131
2132 so_buffers[i] = build_indexed_load_const(ctx, buf_ptr, offset);
2133 }
2134 }
2135
2136 /* Get bits [22:16], i.e. (so_param >> 16) & 127; */
2137 LLVMValueRef so_vtx_count =
2138 unpack_param(ctx, ctx->param_streamout_config, 16, 7);
2139
2140 LLVMValueRef tid = get_thread_id(ctx);
2141
2142 /* can_emit = tid < so_vtx_count; */
2143 LLVMValueRef can_emit =
2144 LLVMBuildICmp(builder, LLVMIntULT, tid, so_vtx_count, "");
2145
2146 LLVMValueRef stream_id =
2147 unpack_param(ctx, ctx->param_streamout_config, 24, 2);
2148
2149 /* Emit the streamout code conditionally. This actually avoids
2150 * out-of-bounds buffer access. The hw tells us via the SGPR
2151 * (so_vtx_count) which threads are allowed to emit streamout data. */
2152 lp_build_if(&if_ctx, gallivm, can_emit);
2153 {
2154 /* The buffer offset is computed as follows:
2155 * ByteOffset = streamout_offset[buffer_id]*4 +
2156 * (streamout_write_index + thread_id)*stride[buffer_id] +
2157 * attrib_offset
2158 */
2159
2160 LLVMValueRef so_write_index =
2161 LLVMGetParam(ctx->main_fn,
2162 ctx->param_streamout_write_index);
2163
2164 /* Compute (streamout_write_index + thread_id). */
2165 so_write_index = LLVMBuildAdd(builder, so_write_index, tid, "");
2166
2167 /* Compute the write offset for each enabled buffer. */
2168 LLVMValueRef so_write_offset[4] = {};
2169 for (i = 0; i < 4; i++) {
2170 if (!so->stride[i])
2171 continue;
2172
2173 LLVMValueRef so_offset = LLVMGetParam(ctx->main_fn,
2174 ctx->param_streamout_offset[i]);
2175 so_offset = LLVMBuildMul(builder, so_offset, LLVMConstInt(ctx->i32, 4, 0), "");
2176
2177 so_write_offset[i] = LLVMBuildMul(builder, so_write_index,
2178 LLVMConstInt(ctx->i32, so->stride[i]*4, 0), "");
2179 so_write_offset[i] = LLVMBuildAdd(builder, so_write_offset[i], so_offset, "");
2180 }
2181
2182 /* Write streamout data. */
2183 for (i = 0; i < so->num_outputs; i++) {
2184 unsigned buf_idx = so->output[i].output_buffer;
2185 unsigned reg = so->output[i].register_index;
2186 unsigned start = so->output[i].start_component;
2187 unsigned num_comps = so->output[i].num_components;
2188 unsigned stream = so->output[i].stream;
2189 LLVMValueRef out[4];
2190 struct lp_build_if_state if_ctx_stream;
2191
2192 assert(num_comps && num_comps <= 4);
2193 if (!num_comps || num_comps > 4)
2194 continue;
2195
2196 if (reg >= noutput)
2197 continue;
2198
2199 /* Load the output as int. */
2200 for (j = 0; j < num_comps; j++) {
2201 out[j] = LLVMBuildBitCast(builder,
2202 outputs[reg].values[start+j],
2203 ctx->i32, "");
2204 }
2205
2206 /* Pack the output. */
2207 LLVMValueRef vdata = NULL;
2208
2209 switch (num_comps) {
2210 case 1: /* as i32 */
2211 vdata = out[0];
2212 break;
2213 case 2: /* as v2i32 */
2214 case 3: /* as v4i32 (aligned to 4) */
2215 case 4: /* as v4i32 */
2216 vdata = LLVMGetUndef(LLVMVectorType(ctx->i32, util_next_power_of_two(num_comps)));
2217 for (j = 0; j < num_comps; j++) {
2218 vdata = LLVMBuildInsertElement(builder, vdata, out[j],
2219 LLVMConstInt(ctx->i32, j, 0), "");
2220 }
2221 break;
2222 }
2223
2224 LLVMValueRef can_emit_stream =
2225 LLVMBuildICmp(builder, LLVMIntEQ,
2226 stream_id,
2227 lp_build_const_int32(gallivm, stream), "");
2228
2229 lp_build_if(&if_ctx_stream, gallivm, can_emit_stream);
2230 build_tbuffer_store_dwords(ctx, so_buffers[buf_idx],
2231 vdata, num_comps,
2232 so_write_offset[buf_idx],
2233 LLVMConstInt(ctx->i32, 0, 0),
2234 so->output[i].dst_offset*4);
2235 lp_build_endif(&if_ctx_stream);
2236 }
2237 }
2238 lp_build_endif(&if_ctx);
2239 }
2240
2241
2242 /* Generate export instructions for hardware VS shader stage */
2243 static void si_llvm_export_vs(struct lp_build_tgsi_context *bld_base,
2244 struct si_shader_output_values *outputs,
2245 unsigned noutput)
2246 {
2247 struct si_shader_context *ctx = si_shader_context(bld_base);
2248 struct si_shader *shader = ctx->shader;
2249 struct lp_build_context *base = &bld_base->base;
2250 struct lp_build_context *uint =
2251 &ctx->soa.bld_base.uint_bld;
2252 LLVMValueRef args[9];
2253 LLVMValueRef pos_args[4][9] = { { 0 } };
2254 LLVMValueRef psize_value = NULL, edgeflag_value = NULL, layer_value = NULL, viewport_index_value = NULL;
2255 unsigned semantic_name, semantic_index;
2256 unsigned target;
2257 unsigned param_count = 0;
2258 unsigned pos_idx;
2259 int i;
2260
2261 if (outputs && ctx->shader->selector->so.num_outputs) {
2262 si_llvm_emit_streamout(ctx, outputs, noutput);
2263 }
2264
2265 for (i = 0; i < noutput; i++) {
2266 semantic_name = outputs[i].name;
2267 semantic_index = outputs[i].sid;
2268
2269 handle_semantic:
2270 /* Select the correct target */
2271 switch(semantic_name) {
2272 case TGSI_SEMANTIC_PSIZE:
2273 psize_value = outputs[i].values[0];
2274 continue;
2275 case TGSI_SEMANTIC_EDGEFLAG:
2276 edgeflag_value = outputs[i].values[0];
2277 continue;
2278 case TGSI_SEMANTIC_LAYER:
2279 layer_value = outputs[i].values[0];
2280 semantic_name = TGSI_SEMANTIC_GENERIC;
2281 goto handle_semantic;
2282 case TGSI_SEMANTIC_VIEWPORT_INDEX:
2283 viewport_index_value = outputs[i].values[0];
2284 semantic_name = TGSI_SEMANTIC_GENERIC;
2285 goto handle_semantic;
2286 case TGSI_SEMANTIC_POSITION:
2287 target = V_008DFC_SQ_EXP_POS;
2288 break;
2289 case TGSI_SEMANTIC_COLOR:
2290 case TGSI_SEMANTIC_BCOLOR:
2291 target = V_008DFC_SQ_EXP_PARAM + param_count;
2292 assert(i < ARRAY_SIZE(shader->info.vs_output_param_offset));
2293 shader->info.vs_output_param_offset[i] = param_count;
2294 param_count++;
2295 break;
2296 case TGSI_SEMANTIC_CLIPDIST:
2297 target = V_008DFC_SQ_EXP_POS + 2 + semantic_index;
2298 break;
2299 case TGSI_SEMANTIC_CLIPVERTEX:
2300 si_llvm_emit_clipvertex(bld_base, pos_args, outputs[i].values);
2301 continue;
2302 case TGSI_SEMANTIC_PRIMID:
2303 case TGSI_SEMANTIC_FOG:
2304 case TGSI_SEMANTIC_TEXCOORD:
2305 case TGSI_SEMANTIC_GENERIC:
2306 target = V_008DFC_SQ_EXP_PARAM + param_count;
2307 assert(i < ARRAY_SIZE(shader->info.vs_output_param_offset));
2308 shader->info.vs_output_param_offset[i] = param_count;
2309 param_count++;
2310 break;
2311 default:
2312 target = 0;
2313 fprintf(stderr,
2314 "Warning: SI unhandled vs output type:%d\n",
2315 semantic_name);
2316 }
2317
2318 si_llvm_init_export_args(bld_base, outputs[i].values, target, args);
2319
2320 if (target >= V_008DFC_SQ_EXP_POS &&
2321 target <= (V_008DFC_SQ_EXP_POS + 3)) {
2322 memcpy(pos_args[target - V_008DFC_SQ_EXP_POS],
2323 args, sizeof(args));
2324 } else {
2325 lp_build_intrinsic(base->gallivm->builder,
2326 "llvm.SI.export", ctx->voidt,
2327 args, 9, 0);
2328 }
2329
2330 if (semantic_name == TGSI_SEMANTIC_CLIPDIST) {
2331 semantic_name = TGSI_SEMANTIC_GENERIC;
2332 goto handle_semantic;
2333 }
2334 }
2335
2336 shader->info.nr_param_exports = param_count;
2337
2338 /* We need to add the position output manually if it's missing. */
2339 if (!pos_args[0][0]) {
2340 pos_args[0][0] = lp_build_const_int32(base->gallivm, 0xf); /* writemask */
2341 pos_args[0][1] = uint->zero; /* EXEC mask */
2342 pos_args[0][2] = uint->zero; /* last export? */
2343 pos_args[0][3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_POS);
2344 pos_args[0][4] = uint->zero; /* COMPR flag */
2345 pos_args[0][5] = base->zero; /* X */
2346 pos_args[0][6] = base->zero; /* Y */
2347 pos_args[0][7] = base->zero; /* Z */
2348 pos_args[0][8] = base->one; /* W */
2349 }
2350
2351 /* Write the misc vector (point size, edgeflag, layer, viewport). */
2352 if (shader->selector->info.writes_psize ||
2353 shader->selector->info.writes_edgeflag ||
2354 shader->selector->info.writes_viewport_index ||
2355 shader->selector->info.writes_layer) {
2356 pos_args[1][0] = lp_build_const_int32(base->gallivm, /* writemask */
2357 shader->selector->info.writes_psize |
2358 (shader->selector->info.writes_edgeflag << 1) |
2359 (shader->selector->info.writes_layer << 2) |
2360 (shader->selector->info.writes_viewport_index << 3));
2361 pos_args[1][1] = uint->zero; /* EXEC mask */
2362 pos_args[1][2] = uint->zero; /* last export? */
2363 pos_args[1][3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_POS + 1);
2364 pos_args[1][4] = uint->zero; /* COMPR flag */
2365 pos_args[1][5] = base->zero; /* X */
2366 pos_args[1][6] = base->zero; /* Y */
2367 pos_args[1][7] = base->zero; /* Z */
2368 pos_args[1][8] = base->zero; /* W */
2369
2370 if (shader->selector->info.writes_psize)
2371 pos_args[1][5] = psize_value;
2372
2373 if (shader->selector->info.writes_edgeflag) {
2374 /* The output is a float, but the hw expects an integer
2375 * with the first bit containing the edge flag. */
2376 edgeflag_value = LLVMBuildFPToUI(base->gallivm->builder,
2377 edgeflag_value,
2378 ctx->i32, "");
2379 edgeflag_value = lp_build_min(&bld_base->int_bld,
2380 edgeflag_value,
2381 bld_base->int_bld.one);
2382
2383 /* The LLVM intrinsic expects a float. */
2384 pos_args[1][6] = LLVMBuildBitCast(base->gallivm->builder,
2385 edgeflag_value,
2386 ctx->f32, "");
2387 }
2388
2389 if (shader->selector->info.writes_layer)
2390 pos_args[1][7] = layer_value;
2391
2392 if (shader->selector->info.writes_viewport_index)
2393 pos_args[1][8] = viewport_index_value;
2394 }
2395
2396 for (i = 0; i < 4; i++)
2397 if (pos_args[i][0])
2398 shader->info.nr_pos_exports++;
2399
2400 pos_idx = 0;
2401 for (i = 0; i < 4; i++) {
2402 if (!pos_args[i][0])
2403 continue;
2404
2405 /* Specify the target we are exporting */
2406 pos_args[i][3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_POS + pos_idx++);
2407
2408 if (pos_idx == shader->info.nr_pos_exports)
2409 /* Specify that this is the last export */
2410 pos_args[i][2] = uint->one;
2411
2412 lp_build_intrinsic(base->gallivm->builder, "llvm.SI.export",
2413 ctx->voidt, pos_args[i], 9, 0);
2414 }
2415 }
2416
2417 /**
2418 * Forward all outputs from the vertex shader to the TES. This is only used
2419 * for the fixed function TCS.
2420 */
2421 static void si_copy_tcs_inputs(struct lp_build_tgsi_context *bld_base)
2422 {
2423 struct si_shader_context *ctx = si_shader_context(bld_base);
2424 struct gallivm_state *gallivm = bld_base->base.gallivm;
2425 LLVMValueRef invocation_id, rw_buffers, buffer, buffer_offset;
2426 LLVMValueRef lds_vertex_stride, lds_vertex_offset, lds_base;
2427 uint64_t inputs;
2428
2429 invocation_id = unpack_param(ctx, SI_PARAM_REL_IDS, 8, 5);
2430
2431 rw_buffers = LLVMGetParam(ctx->main_fn, SI_PARAM_RW_BUFFERS);
2432 buffer = build_indexed_load_const(ctx, rw_buffers,
2433 lp_build_const_int32(gallivm, SI_HS_RING_TESS_OFFCHIP));
2434
2435 buffer_offset = LLVMGetParam(ctx->main_fn, ctx->param_oc_lds);
2436
2437 lds_vertex_stride = unpack_param(ctx, SI_PARAM_TCS_IN_LAYOUT, 13, 8);
2438 lds_vertex_offset = LLVMBuildMul(gallivm->builder, invocation_id,
2439 lds_vertex_stride, "");
2440 lds_base = get_tcs_in_current_patch_offset(ctx);
2441 lds_base = LLVMBuildAdd(gallivm->builder, lds_base, lds_vertex_offset, "");
2442
2443 inputs = ctx->shader->key.tcs.epilog.inputs_to_copy;
2444 while (inputs) {
2445 unsigned i = u_bit_scan64(&inputs);
2446
2447 LLVMValueRef lds_ptr = LLVMBuildAdd(gallivm->builder, lds_base,
2448 lp_build_const_int32(gallivm, 4 * i),
2449 "");
2450
2451 LLVMValueRef buffer_addr = get_tcs_tes_buffer_address(ctx,
2452 invocation_id,
2453 lp_build_const_int32(gallivm, i));
2454
2455 LLVMValueRef value = lds_load(bld_base, TGSI_TYPE_SIGNED, ~0,
2456 lds_ptr);
2457
2458 build_tbuffer_store_dwords(ctx, buffer, value, 4, buffer_addr,
2459 buffer_offset, 0);
2460 }
2461 }
2462
2463 static void si_write_tess_factors(struct lp_build_tgsi_context *bld_base,
2464 LLVMValueRef rel_patch_id,
2465 LLVMValueRef invocation_id,
2466 LLVMValueRef tcs_out_current_patch_data_offset)
2467 {
2468 struct si_shader_context *ctx = si_shader_context(bld_base);
2469 struct gallivm_state *gallivm = bld_base->base.gallivm;
2470 struct si_shader *shader = ctx->shader;
2471 unsigned tess_inner_index, tess_outer_index;
2472 LLVMValueRef lds_base, lds_inner, lds_outer, byteoffset, buffer;
2473 LLVMValueRef out[6], vec0, vec1, rw_buffers, tf_base;
2474 unsigned stride, outer_comps, inner_comps, i;
2475 struct lp_build_if_state if_ctx, inner_if_ctx;
2476
2477 si_llvm_emit_barrier(NULL, bld_base, NULL);
2478
2479 /* Do this only for invocation 0, because the tess levels are per-patch,
2480 * not per-vertex.
2481 *
2482 * This can't jump, because invocation 0 executes this. It should
2483 * at least mask out the loads and stores for other invocations.
2484 */
2485 lp_build_if(&if_ctx, gallivm,
2486 LLVMBuildICmp(gallivm->builder, LLVMIntEQ,
2487 invocation_id, bld_base->uint_bld.zero, ""));
2488
2489 /* Determine the layout of one tess factor element in the buffer. */
2490 switch (shader->key.tcs.epilog.prim_mode) {
2491 case PIPE_PRIM_LINES:
2492 stride = 2; /* 2 dwords, 1 vec2 store */
2493 outer_comps = 2;
2494 inner_comps = 0;
2495 break;
2496 case PIPE_PRIM_TRIANGLES:
2497 stride = 4; /* 4 dwords, 1 vec4 store */
2498 outer_comps = 3;
2499 inner_comps = 1;
2500 break;
2501 case PIPE_PRIM_QUADS:
2502 stride = 6; /* 6 dwords, 2 stores (vec4 + vec2) */
2503 outer_comps = 4;
2504 inner_comps = 2;
2505 break;
2506 default:
2507 assert(0);
2508 return;
2509 }
2510
2511 /* Load tess_inner and tess_outer from LDS.
2512 * Any invocation can write them, so we can't get them from a temporary.
2513 */
2514 tess_inner_index = si_shader_io_get_unique_index(TGSI_SEMANTIC_TESSINNER, 0);
2515 tess_outer_index = si_shader_io_get_unique_index(TGSI_SEMANTIC_TESSOUTER, 0);
2516
2517 lds_base = tcs_out_current_patch_data_offset;
2518 lds_inner = LLVMBuildAdd(gallivm->builder, lds_base,
2519 lp_build_const_int32(gallivm,
2520 tess_inner_index * 4), "");
2521 lds_outer = LLVMBuildAdd(gallivm->builder, lds_base,
2522 lp_build_const_int32(gallivm,
2523 tess_outer_index * 4), "");
2524
2525 for (i = 0; i < outer_comps; i++)
2526 out[i] = lds_load(bld_base, TGSI_TYPE_SIGNED, i, lds_outer);
2527 for (i = 0; i < inner_comps; i++)
2528 out[outer_comps+i] = lds_load(bld_base, TGSI_TYPE_SIGNED, i, lds_inner);
2529
2530 /* Convert the outputs to vectors for stores. */
2531 vec0 = lp_build_gather_values(gallivm, out, MIN2(stride, 4));
2532 vec1 = NULL;
2533
2534 if (stride > 4)
2535 vec1 = lp_build_gather_values(gallivm, out+4, stride - 4);
2536
2537 /* Get the buffer. */
2538 rw_buffers = LLVMGetParam(ctx->main_fn,
2539 SI_PARAM_RW_BUFFERS);
2540 buffer = build_indexed_load_const(ctx, rw_buffers,
2541 lp_build_const_int32(gallivm, SI_HS_RING_TESS_FACTOR));
2542
2543 /* Get the offset. */
2544 tf_base = LLVMGetParam(ctx->main_fn,
2545 SI_PARAM_TESS_FACTOR_OFFSET);
2546 byteoffset = LLVMBuildMul(gallivm->builder, rel_patch_id,
2547 lp_build_const_int32(gallivm, 4 * stride), "");
2548
2549 lp_build_if(&inner_if_ctx, gallivm,
2550 LLVMBuildICmp(gallivm->builder, LLVMIntEQ,
2551 rel_patch_id, bld_base->uint_bld.zero, ""));
2552
2553 /* Store the dynamic HS control word. */
2554 build_tbuffer_store_dwords(ctx, buffer,
2555 lp_build_const_int32(gallivm, 0x80000000),
2556 1, lp_build_const_int32(gallivm, 0), tf_base, 0);
2557
2558 lp_build_endif(&inner_if_ctx);
2559
2560 /* Store the tessellation factors. */
2561 build_tbuffer_store_dwords(ctx, buffer, vec0,
2562 MIN2(stride, 4), byteoffset, tf_base, 4);
2563 if (vec1)
2564 build_tbuffer_store_dwords(ctx, buffer, vec1,
2565 stride - 4, byteoffset, tf_base, 20);
2566 lp_build_endif(&if_ctx);
2567 }
2568
2569 /* This only writes the tessellation factor levels. */
2570 static void si_llvm_emit_tcs_epilogue(struct lp_build_tgsi_context *bld_base)
2571 {
2572 struct si_shader_context *ctx = si_shader_context(bld_base);
2573 LLVMValueRef rel_patch_id, invocation_id, tf_lds_offset;
2574
2575 si_copy_tcs_inputs(bld_base);
2576
2577 rel_patch_id = get_rel_patch_id(ctx);
2578 invocation_id = unpack_param(ctx, SI_PARAM_REL_IDS, 8, 5);
2579 tf_lds_offset = get_tcs_out_current_patch_data_offset(ctx);
2580
2581 /* Return epilog parameters from this function. */
2582 LLVMBuilderRef builder = bld_base->base.gallivm->builder;
2583 LLVMValueRef ret = ctx->return_value;
2584 LLVMValueRef rw_buffers, rw0, rw1, tf_soffset;
2585 unsigned vgpr;
2586
2587 /* RW_BUFFERS pointer */
2588 rw_buffers = LLVMGetParam(ctx->main_fn,
2589 SI_PARAM_RW_BUFFERS);
2590 rw_buffers = LLVMBuildPtrToInt(builder, rw_buffers, ctx->i64, "");
2591 rw_buffers = LLVMBuildBitCast(builder, rw_buffers, ctx->v2i32, "");
2592 rw0 = LLVMBuildExtractElement(builder, rw_buffers,
2593 bld_base->uint_bld.zero, "");
2594 rw1 = LLVMBuildExtractElement(builder, rw_buffers,
2595 bld_base->uint_bld.one, "");
2596 ret = LLVMBuildInsertValue(builder, ret, rw0, 0, "");
2597 ret = LLVMBuildInsertValue(builder, ret, rw1, 1, "");
2598
2599 /* Tess factor buffer soffset is after user SGPRs. */
2600 tf_soffset = LLVMGetParam(ctx->main_fn,
2601 SI_PARAM_TESS_FACTOR_OFFSET);
2602 ret = LLVMBuildInsertValue(builder, ret, tf_soffset,
2603 SI_TCS_NUM_USER_SGPR + 1, "");
2604
2605 /* VGPRs */
2606 rel_patch_id = bitcast(bld_base, TGSI_TYPE_FLOAT, rel_patch_id);
2607 invocation_id = bitcast(bld_base, TGSI_TYPE_FLOAT, invocation_id);
2608 tf_lds_offset = bitcast(bld_base, TGSI_TYPE_FLOAT, tf_lds_offset);
2609
2610 vgpr = SI_TCS_NUM_USER_SGPR + 2;
2611 ret = LLVMBuildInsertValue(builder, ret, rel_patch_id, vgpr++, "");
2612 ret = LLVMBuildInsertValue(builder, ret, invocation_id, vgpr++, "");
2613 ret = LLVMBuildInsertValue(builder, ret, tf_lds_offset, vgpr++, "");
2614 ctx->return_value = ret;
2615 }
2616
2617 static void si_llvm_emit_ls_epilogue(struct lp_build_tgsi_context *bld_base)
2618 {
2619 struct si_shader_context *ctx = si_shader_context(bld_base);
2620 struct si_shader *shader = ctx->shader;
2621 struct tgsi_shader_info *info = &shader->selector->info;
2622 struct gallivm_state *gallivm = bld_base->base.gallivm;
2623 unsigned i, chan;
2624 LLVMValueRef vertex_id = LLVMGetParam(ctx->main_fn,
2625 ctx->param_rel_auto_id);
2626 LLVMValueRef vertex_dw_stride =
2627 unpack_param(ctx, SI_PARAM_LS_OUT_LAYOUT, 13, 8);
2628 LLVMValueRef base_dw_addr = LLVMBuildMul(gallivm->builder, vertex_id,
2629 vertex_dw_stride, "");
2630
2631 /* Write outputs to LDS. The next shader (TCS aka HS) will read
2632 * its inputs from it. */
2633 for (i = 0; i < info->num_outputs; i++) {
2634 LLVMValueRef *out_ptr = ctx->soa.outputs[i];
2635 unsigned name = info->output_semantic_name[i];
2636 unsigned index = info->output_semantic_index[i];
2637 int param = si_shader_io_get_unique_index(name, index);
2638 LLVMValueRef dw_addr = LLVMBuildAdd(gallivm->builder, base_dw_addr,
2639 lp_build_const_int32(gallivm, param * 4), "");
2640
2641 for (chan = 0; chan < 4; chan++) {
2642 lds_store(bld_base, chan, dw_addr,
2643 LLVMBuildLoad(gallivm->builder, out_ptr[chan], ""));
2644 }
2645 }
2646 }
2647
2648 static void si_llvm_emit_es_epilogue(struct lp_build_tgsi_context *bld_base)
2649 {
2650 struct si_shader_context *ctx = si_shader_context(bld_base);
2651 struct gallivm_state *gallivm = bld_base->base.gallivm;
2652 struct si_shader *es = ctx->shader;
2653 struct tgsi_shader_info *info = &es->selector->info;
2654 LLVMValueRef soffset = LLVMGetParam(ctx->main_fn,
2655 ctx->param_es2gs_offset);
2656 unsigned chan;
2657 int i;
2658
2659 for (i = 0; i < info->num_outputs; i++) {
2660 LLVMValueRef *out_ptr =
2661 ctx->soa.outputs[i];
2662 int param_index;
2663
2664 if (info->output_semantic_name[i] == TGSI_SEMANTIC_VIEWPORT_INDEX ||
2665 info->output_semantic_name[i] == TGSI_SEMANTIC_LAYER)
2666 continue;
2667
2668 param_index = si_shader_io_get_unique_index(info->output_semantic_name[i],
2669 info->output_semantic_index[i]);
2670
2671 for (chan = 0; chan < 4; chan++) {
2672 LLVMValueRef out_val = LLVMBuildLoad(gallivm->builder, out_ptr[chan], "");
2673 out_val = LLVMBuildBitCast(gallivm->builder, out_val, ctx->i32, "");
2674
2675 build_tbuffer_store(ctx,
2676 ctx->esgs_ring,
2677 out_val, 1,
2678 LLVMGetUndef(ctx->i32), soffset,
2679 (4 * param_index + chan) * 4,
2680 V_008F0C_BUF_DATA_FORMAT_32,
2681 V_008F0C_BUF_NUM_FORMAT_UINT,
2682 0, 0, 1, 1, 0);
2683 }
2684 }
2685 }
2686
2687 static void si_llvm_emit_gs_epilogue(struct lp_build_tgsi_context *bld_base)
2688 {
2689 struct si_shader_context *ctx = si_shader_context(bld_base);
2690 struct gallivm_state *gallivm = bld_base->base.gallivm;
2691 LLVMValueRef args[2];
2692
2693 args[0] = lp_build_const_int32(gallivm, SENDMSG_GS_OP_NOP | SENDMSG_GS_DONE);
2694 args[1] = LLVMGetParam(ctx->main_fn, SI_PARAM_GS_WAVE_ID);
2695 lp_build_intrinsic(gallivm->builder, "llvm.SI.sendmsg",
2696 ctx->voidt, args, 2, 0);
2697 }
2698
2699 static void si_llvm_emit_vs_epilogue(struct lp_build_tgsi_context *bld_base)
2700 {
2701 struct si_shader_context *ctx = si_shader_context(bld_base);
2702 struct gallivm_state *gallivm = bld_base->base.gallivm;
2703 struct tgsi_shader_info *info = &ctx->shader->selector->info;
2704 struct si_shader_output_values *outputs = NULL;
2705 int i,j;
2706
2707 assert(!ctx->shader->is_gs_copy_shader);
2708
2709 outputs = MALLOC((info->num_outputs + 1) * sizeof(outputs[0]));
2710
2711 /* Vertex color clamping.
2712 *
2713 * This uses a state constant loaded in a user data SGPR and
2714 * an IF statement is added that clamps all colors if the constant
2715 * is true.
2716 */
2717 if (ctx->type == PIPE_SHADER_VERTEX) {
2718 struct lp_build_if_state if_ctx;
2719 LLVMValueRef cond = NULL;
2720 LLVMValueRef addr, val;
2721
2722 for (i = 0; i < info->num_outputs; i++) {
2723 if (info->output_semantic_name[i] != TGSI_SEMANTIC_COLOR &&
2724 info->output_semantic_name[i] != TGSI_SEMANTIC_BCOLOR)
2725 continue;
2726
2727 /* We've found a color. */
2728 if (!cond) {
2729 /* The state is in the first bit of the user SGPR. */
2730 cond = LLVMGetParam(ctx->main_fn,
2731 SI_PARAM_VS_STATE_BITS);
2732 cond = LLVMBuildTrunc(gallivm->builder, cond,
2733 ctx->i1, "");
2734 lp_build_if(&if_ctx, gallivm, cond);
2735 }
2736
2737 for (j = 0; j < 4; j++) {
2738 addr = ctx->soa.outputs[i][j];
2739 val = LLVMBuildLoad(gallivm->builder, addr, "");
2740 val = si_llvm_saturate(bld_base, val);
2741 LLVMBuildStore(gallivm->builder, val, addr);
2742 }
2743 }
2744
2745 if (cond)
2746 lp_build_endif(&if_ctx);
2747 }
2748
2749 for (i = 0; i < info->num_outputs; i++) {
2750 outputs[i].name = info->output_semantic_name[i];
2751 outputs[i].sid = info->output_semantic_index[i];
2752
2753 for (j = 0; j < 4; j++)
2754 outputs[i].values[j] =
2755 LLVMBuildLoad(gallivm->builder,
2756 ctx->soa.outputs[i][j],
2757 "");
2758 }
2759
2760 /* Return the primitive ID from the LLVM function. */
2761 ctx->return_value =
2762 LLVMBuildInsertValue(gallivm->builder,
2763 ctx->return_value,
2764 bitcast(bld_base, TGSI_TYPE_FLOAT,
2765 get_primitive_id(bld_base, 0)),
2766 VS_EPILOG_PRIMID_LOC, "");
2767
2768 si_llvm_export_vs(bld_base, outputs, i);
2769 FREE(outputs);
2770 }
2771
2772 struct si_ps_exports {
2773 unsigned num;
2774 LLVMValueRef args[10][9];
2775 };
2776
2777 unsigned si_get_spi_shader_z_format(bool writes_z, bool writes_stencil,
2778 bool writes_samplemask)
2779 {
2780 if (writes_z) {
2781 /* Z needs 32 bits. */
2782 if (writes_samplemask)
2783 return V_028710_SPI_SHADER_32_ABGR;
2784 else if (writes_stencil)
2785 return V_028710_SPI_SHADER_32_GR;
2786 else
2787 return V_028710_SPI_SHADER_32_R;
2788 } else if (writes_stencil || writes_samplemask) {
2789 /* Both stencil and sample mask need only 16 bits. */
2790 return V_028710_SPI_SHADER_UINT16_ABGR;
2791 } else {
2792 return V_028710_SPI_SHADER_ZERO;
2793 }
2794 }
2795
2796 static void si_export_mrt_z(struct lp_build_tgsi_context *bld_base,
2797 LLVMValueRef depth, LLVMValueRef stencil,
2798 LLVMValueRef samplemask, struct si_ps_exports *exp)
2799 {
2800 struct si_shader_context *ctx = si_shader_context(bld_base);
2801 struct lp_build_context *base = &bld_base->base;
2802 struct lp_build_context *uint = &bld_base->uint_bld;
2803 LLVMValueRef args[9];
2804 unsigned mask = 0;
2805 unsigned format = si_get_spi_shader_z_format(depth != NULL,
2806 stencil != NULL,
2807 samplemask != NULL);
2808
2809 assert(depth || stencil || samplemask);
2810
2811 args[1] = uint->one; /* whether the EXEC mask is valid */
2812 args[2] = uint->one; /* DONE bit */
2813
2814 /* Specify the target we are exporting */
2815 args[3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_MRTZ);
2816
2817 args[4] = uint->zero; /* COMP flag */
2818 args[5] = base->undef; /* R, depth */
2819 args[6] = base->undef; /* G, stencil test value[0:7], stencil op value[8:15] */
2820 args[7] = base->undef; /* B, sample mask */
2821 args[8] = base->undef; /* A, alpha to mask */
2822
2823 if (format == V_028710_SPI_SHADER_UINT16_ABGR) {
2824 assert(!depth);
2825 args[4] = uint->one; /* COMPR flag */
2826
2827 if (stencil) {
2828 /* Stencil should be in X[23:16]. */
2829 stencil = bitcast(bld_base, TGSI_TYPE_UNSIGNED, stencil);
2830 stencil = LLVMBuildShl(base->gallivm->builder, stencil,
2831 LLVMConstInt(ctx->i32, 16, 0), "");
2832 args[5] = bitcast(bld_base, TGSI_TYPE_FLOAT, stencil);
2833 mask |= 0x3;
2834 }
2835 if (samplemask) {
2836 /* SampleMask should be in Y[15:0]. */
2837 args[6] = samplemask;
2838 mask |= 0xc;
2839 }
2840 } else {
2841 if (depth) {
2842 args[5] = depth;
2843 mask |= 0x1;
2844 }
2845 if (stencil) {
2846 args[6] = stencil;
2847 mask |= 0x2;
2848 }
2849 if (samplemask) {
2850 args[7] = samplemask;
2851 mask |= 0x4;
2852 }
2853 }
2854
2855 /* SI (except OLAND) has a bug that it only looks
2856 * at the X writemask component. */
2857 if (ctx->screen->b.chip_class == SI &&
2858 ctx->screen->b.family != CHIP_OLAND)
2859 mask |= 0x1;
2860
2861 /* Specify which components to enable */
2862 args[0] = lp_build_const_int32(base->gallivm, mask);
2863
2864 memcpy(exp->args[exp->num++], args, sizeof(args));
2865 }
2866
2867 static void si_export_mrt_color(struct lp_build_tgsi_context *bld_base,
2868 LLVMValueRef *color, unsigned index,
2869 unsigned samplemask_param,
2870 bool is_last, struct si_ps_exports *exp)
2871 {
2872 struct si_shader_context *ctx = si_shader_context(bld_base);
2873 struct lp_build_context *base = &bld_base->base;
2874 int i;
2875
2876 /* Clamp color */
2877 if (ctx->shader->key.ps.epilog.clamp_color)
2878 for (i = 0; i < 4; i++)
2879 color[i] = si_llvm_saturate(bld_base, color[i]);
2880
2881 /* Alpha to one */
2882 if (ctx->shader->key.ps.epilog.alpha_to_one)
2883 color[3] = base->one;
2884
2885 /* Alpha test */
2886 if (index == 0 &&
2887 ctx->shader->key.ps.epilog.alpha_func != PIPE_FUNC_ALWAYS)
2888 si_alpha_test(bld_base, color[3]);
2889
2890 /* Line & polygon smoothing */
2891 if (ctx->shader->key.ps.epilog.poly_line_smoothing)
2892 color[3] = si_scale_alpha_by_sample_mask(bld_base, color[3],
2893 samplemask_param);
2894
2895 /* If last_cbuf > 0, FS_COLOR0_WRITES_ALL_CBUFS is true. */
2896 if (ctx->shader->key.ps.epilog.last_cbuf > 0) {
2897 LLVMValueRef args[8][9];
2898 int c, last = -1;
2899
2900 /* Get the export arguments, also find out what the last one is. */
2901 for (c = 0; c <= ctx->shader->key.ps.epilog.last_cbuf; c++) {
2902 si_llvm_init_export_args(bld_base, color,
2903 V_008DFC_SQ_EXP_MRT + c, args[c]);
2904 if (args[c][0] != bld_base->uint_bld.zero)
2905 last = c;
2906 }
2907
2908 /* Emit all exports. */
2909 for (c = 0; c <= ctx->shader->key.ps.epilog.last_cbuf; c++) {
2910 if (is_last && last == c) {
2911 args[c][1] = bld_base->uint_bld.one; /* whether the EXEC mask is valid */
2912 args[c][2] = bld_base->uint_bld.one; /* DONE bit */
2913 } else if (args[c][0] == bld_base->uint_bld.zero)
2914 continue; /* unnecessary NULL export */
2915
2916 memcpy(exp->args[exp->num++], args[c], sizeof(args[c]));
2917 }
2918 } else {
2919 LLVMValueRef args[9];
2920
2921 /* Export */
2922 si_llvm_init_export_args(bld_base, color, V_008DFC_SQ_EXP_MRT + index,
2923 args);
2924 if (is_last) {
2925 args[1] = bld_base->uint_bld.one; /* whether the EXEC mask is valid */
2926 args[2] = bld_base->uint_bld.one; /* DONE bit */
2927 } else if (args[0] == bld_base->uint_bld.zero)
2928 return; /* unnecessary NULL export */
2929
2930 memcpy(exp->args[exp->num++], args, sizeof(args));
2931 }
2932 }
2933
2934 static void si_emit_ps_exports(struct si_shader_context *ctx,
2935 struct si_ps_exports *exp)
2936 {
2937 for (unsigned i = 0; i < exp->num; i++)
2938 lp_build_intrinsic(ctx->gallivm.builder,
2939 "llvm.SI.export", ctx->voidt,
2940 exp->args[i], 9, 0);
2941 }
2942
2943 static void si_export_null(struct lp_build_tgsi_context *bld_base)
2944 {
2945 struct si_shader_context *ctx = si_shader_context(bld_base);
2946 struct lp_build_context *base = &bld_base->base;
2947 struct lp_build_context *uint = &bld_base->uint_bld;
2948 LLVMValueRef args[9];
2949
2950 args[0] = lp_build_const_int32(base->gallivm, 0x0); /* enabled channels */
2951 args[1] = uint->one; /* whether the EXEC mask is valid */
2952 args[2] = uint->one; /* DONE bit */
2953 args[3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_NULL);
2954 args[4] = uint->zero; /* COMPR flag (0 = 32-bit export) */
2955 args[5] = base->undef; /* R */
2956 args[6] = base->undef; /* G */
2957 args[7] = base->undef; /* B */
2958 args[8] = base->undef; /* A */
2959
2960 lp_build_intrinsic(base->gallivm->builder, "llvm.SI.export",
2961 ctx->voidt, args, 9, 0);
2962 }
2963
2964 /**
2965 * Return PS outputs in this order:
2966 *
2967 * v[0:3] = color0.xyzw
2968 * v[4:7] = color1.xyzw
2969 * ...
2970 * vN+0 = Depth
2971 * vN+1 = Stencil
2972 * vN+2 = SampleMask
2973 * vN+3 = SampleMaskIn (used for OpenGL smoothing)
2974 *
2975 * The alpha-ref SGPR is returned via its original location.
2976 */
2977 static void si_llvm_return_fs_outputs(struct lp_build_tgsi_context *bld_base)
2978 {
2979 struct si_shader_context *ctx = si_shader_context(bld_base);
2980 struct si_shader *shader = ctx->shader;
2981 struct lp_build_context *base = &bld_base->base;
2982 struct tgsi_shader_info *info = &shader->selector->info;
2983 LLVMBuilderRef builder = base->gallivm->builder;
2984 unsigned i, j, first_vgpr, vgpr;
2985
2986 LLVMValueRef color[8][4] = {};
2987 LLVMValueRef depth = NULL, stencil = NULL, samplemask = NULL;
2988 LLVMValueRef ret;
2989
2990 /* Read the output values. */
2991 for (i = 0; i < info->num_outputs; i++) {
2992 unsigned semantic_name = info->output_semantic_name[i];
2993 unsigned semantic_index = info->output_semantic_index[i];
2994
2995 switch (semantic_name) {
2996 case TGSI_SEMANTIC_COLOR:
2997 assert(semantic_index < 8);
2998 for (j = 0; j < 4; j++) {
2999 LLVMValueRef ptr = ctx->soa.outputs[i][j];
3000 LLVMValueRef result = LLVMBuildLoad(builder, ptr, "");
3001 color[semantic_index][j] = result;
3002 }
3003 break;
3004 case TGSI_SEMANTIC_POSITION:
3005 depth = LLVMBuildLoad(builder,
3006 ctx->soa.outputs[i][2], "");
3007 break;
3008 case TGSI_SEMANTIC_STENCIL:
3009 stencil = LLVMBuildLoad(builder,
3010 ctx->soa.outputs[i][1], "");
3011 break;
3012 case TGSI_SEMANTIC_SAMPLEMASK:
3013 samplemask = LLVMBuildLoad(builder,
3014 ctx->soa.outputs[i][0], "");
3015 break;
3016 default:
3017 fprintf(stderr, "Warning: SI unhandled fs output type:%d\n",
3018 semantic_name);
3019 }
3020 }
3021
3022 /* Fill the return structure. */
3023 ret = ctx->return_value;
3024
3025 /* Set SGPRs. */
3026 ret = LLVMBuildInsertValue(builder, ret,
3027 bitcast(bld_base, TGSI_TYPE_SIGNED,
3028 LLVMGetParam(ctx->main_fn,
3029 SI_PARAM_ALPHA_REF)),
3030 SI_SGPR_ALPHA_REF, "");
3031
3032 /* Set VGPRs */
3033 first_vgpr = vgpr = SI_SGPR_ALPHA_REF + 1;
3034 for (i = 0; i < ARRAY_SIZE(color); i++) {
3035 if (!color[i][0])
3036 continue;
3037
3038 for (j = 0; j < 4; j++)
3039 ret = LLVMBuildInsertValue(builder, ret, color[i][j], vgpr++, "");
3040 }
3041 if (depth)
3042 ret = LLVMBuildInsertValue(builder, ret, depth, vgpr++, "");
3043 if (stencil)
3044 ret = LLVMBuildInsertValue(builder, ret, stencil, vgpr++, "");
3045 if (samplemask)
3046 ret = LLVMBuildInsertValue(builder, ret, samplemask, vgpr++, "");
3047
3048 /* Add the input sample mask for smoothing at the end. */
3049 if (vgpr < first_vgpr + PS_EPILOG_SAMPLEMASK_MIN_LOC)
3050 vgpr = first_vgpr + PS_EPILOG_SAMPLEMASK_MIN_LOC;
3051 ret = LLVMBuildInsertValue(builder, ret,
3052 LLVMGetParam(ctx->main_fn,
3053 SI_PARAM_SAMPLE_COVERAGE), vgpr++, "");
3054
3055 ctx->return_value = ret;
3056 }
3057
3058 /**
3059 * Given a v8i32 resource descriptor for a buffer, extract the size of the
3060 * buffer in number of elements and return it as an i32.
3061 */
3062 static LLVMValueRef get_buffer_size(
3063 struct lp_build_tgsi_context *bld_base,
3064 LLVMValueRef descriptor)
3065 {
3066 struct si_shader_context *ctx = si_shader_context(bld_base);
3067 struct gallivm_state *gallivm = bld_base->base.gallivm;
3068 LLVMBuilderRef builder = gallivm->builder;
3069 LLVMValueRef size =
3070 LLVMBuildExtractElement(builder, descriptor,
3071 lp_build_const_int32(gallivm, 6), "");
3072
3073 if (ctx->screen->b.chip_class >= VI) {
3074 /* On VI, the descriptor contains the size in bytes,
3075 * but TXQ must return the size in elements.
3076 * The stride is always non-zero for resources using TXQ.
3077 */
3078 LLVMValueRef stride =
3079 LLVMBuildExtractElement(builder, descriptor,
3080 lp_build_const_int32(gallivm, 5), "");
3081 stride = LLVMBuildLShr(builder, stride,
3082 lp_build_const_int32(gallivm, 16), "");
3083 stride = LLVMBuildAnd(builder, stride,
3084 lp_build_const_int32(gallivm, 0x3FFF), "");
3085
3086 size = LLVMBuildUDiv(builder, size, stride, "");
3087 }
3088
3089 return size;
3090 }
3091
3092 /**
3093 * Given the i32 or vNi32 \p type, generate the textual name (e.g. for use with
3094 * intrinsic names).
3095 */
3096 static void build_type_name_for_intr(
3097 LLVMTypeRef type,
3098 char *buf, unsigned bufsize)
3099 {
3100 LLVMTypeRef elem_type = type;
3101
3102 assert(bufsize >= 8);
3103
3104 if (LLVMGetTypeKind(type) == LLVMVectorTypeKind) {
3105 int ret = snprintf(buf, bufsize, "v%u",
3106 LLVMGetVectorSize(type));
3107 if (ret < 0) {
3108 char *type_name = LLVMPrintTypeToString(type);
3109 fprintf(stderr, "Error building type name for: %s\n",
3110 type_name);
3111 return;
3112 }
3113 elem_type = LLVMGetElementType(type);
3114 buf += ret;
3115 bufsize -= ret;
3116 }
3117 switch (LLVMGetTypeKind(elem_type)) {
3118 default: break;
3119 case LLVMIntegerTypeKind:
3120 snprintf(buf, bufsize, "i%d", LLVMGetIntTypeWidth(elem_type));
3121 break;
3122 case LLVMFloatTypeKind:
3123 snprintf(buf, bufsize, "f32");
3124 break;
3125 case LLVMDoubleTypeKind:
3126 snprintf(buf, bufsize, "f64");
3127 break;
3128 }
3129 }
3130
3131 static void build_tex_intrinsic(const struct lp_build_tgsi_action *action,
3132 struct lp_build_tgsi_context *bld_base,
3133 struct lp_build_emit_data *emit_data);
3134
3135 /* Prevent optimizations (at least of memory accesses) across the current
3136 * point in the program by emitting empty inline assembly that is marked as
3137 * having side effects.
3138 */
3139 static void emit_optimization_barrier(struct si_shader_context *ctx)
3140 {
3141 LLVMBuilderRef builder = ctx->gallivm.builder;
3142 LLVMTypeRef ftype = LLVMFunctionType(ctx->voidt, NULL, 0, false);
3143 LLVMValueRef inlineasm = LLVMConstInlineAsm(ftype, "", "", true, false);
3144 LLVMBuildCall(builder, inlineasm, NULL, 0, "");
3145 }
3146
3147 static void emit_waitcnt(struct si_shader_context *ctx)
3148 {
3149 struct gallivm_state *gallivm = &ctx->gallivm;
3150 LLVMBuilderRef builder = gallivm->builder;
3151 LLVMValueRef args[1] = {
3152 lp_build_const_int32(gallivm, 0xf70)
3153 };
3154 lp_build_intrinsic(builder, "llvm.amdgcn.s.waitcnt",
3155 ctx->voidt, args, 1, 0);
3156 }
3157
3158 static void membar_emit(
3159 const struct lp_build_tgsi_action *action,
3160 struct lp_build_tgsi_context *bld_base,
3161 struct lp_build_emit_data *emit_data)
3162 {
3163 struct si_shader_context *ctx = si_shader_context(bld_base);
3164
3165 emit_waitcnt(ctx);
3166 }
3167
3168 static LLVMValueRef
3169 shader_buffer_fetch_rsrc(struct si_shader_context *ctx,
3170 const struct tgsi_full_src_register *reg)
3171 {
3172 LLVMValueRef index;
3173 LLVMValueRef rsrc_ptr = LLVMGetParam(ctx->main_fn,
3174 SI_PARAM_SHADER_BUFFERS);
3175
3176 if (!reg->Register.Indirect)
3177 index = LLVMConstInt(ctx->i32, reg->Register.Index, 0);
3178 else
3179 index = get_bounded_indirect_index(ctx, &reg->Indirect,
3180 reg->Register.Index,
3181 SI_NUM_SHADER_BUFFERS);
3182
3183 return build_indexed_load_const(ctx, rsrc_ptr, index);
3184 }
3185
3186 static bool tgsi_is_array_sampler(unsigned target)
3187 {
3188 return target == TGSI_TEXTURE_1D_ARRAY ||
3189 target == TGSI_TEXTURE_SHADOW1D_ARRAY ||
3190 target == TGSI_TEXTURE_2D_ARRAY ||
3191 target == TGSI_TEXTURE_SHADOW2D_ARRAY ||
3192 target == TGSI_TEXTURE_CUBE_ARRAY ||
3193 target == TGSI_TEXTURE_SHADOWCUBE_ARRAY ||
3194 target == TGSI_TEXTURE_2D_ARRAY_MSAA;
3195 }
3196
3197 static bool tgsi_is_array_image(unsigned target)
3198 {
3199 return target == TGSI_TEXTURE_3D ||
3200 target == TGSI_TEXTURE_CUBE ||
3201 target == TGSI_TEXTURE_1D_ARRAY ||
3202 target == TGSI_TEXTURE_2D_ARRAY ||
3203 target == TGSI_TEXTURE_CUBE_ARRAY ||
3204 target == TGSI_TEXTURE_2D_ARRAY_MSAA;
3205 }
3206
3207 /**
3208 * Given a 256-bit resource descriptor, force the DCC enable bit to off.
3209 *
3210 * At least on Tonga, executing image stores on images with DCC enabled and
3211 * non-trivial can eventually lead to lockups. This can occur when an
3212 * application binds an image as read-only but then uses a shader that writes
3213 * to it. The OpenGL spec allows almost arbitrarily bad behavior (including
3214 * program termination) in this case, but it doesn't cost much to be a bit
3215 * nicer: disabling DCC in the shader still leads to undefined results but
3216 * avoids the lockup.
3217 */
3218 static LLVMValueRef force_dcc_off(struct si_shader_context *ctx,
3219 LLVMValueRef rsrc)
3220 {
3221 if (ctx->screen->b.chip_class <= CIK) {
3222 return rsrc;
3223 } else {
3224 LLVMBuilderRef builder = ctx->gallivm.builder;
3225 LLVMValueRef i32_6 = LLVMConstInt(ctx->i32, 6, 0);
3226 LLVMValueRef i32_C = LLVMConstInt(ctx->i32, C_008F28_COMPRESSION_EN, 0);
3227 LLVMValueRef tmp;
3228
3229 tmp = LLVMBuildExtractElement(builder, rsrc, i32_6, "");
3230 tmp = LLVMBuildAnd(builder, tmp, i32_C, "");
3231 return LLVMBuildInsertElement(builder, rsrc, tmp, i32_6, "");
3232 }
3233 }
3234
3235 /**
3236 * Load the resource descriptor for \p image.
3237 */
3238 static void
3239 image_fetch_rsrc(
3240 struct lp_build_tgsi_context *bld_base,
3241 const struct tgsi_full_src_register *image,
3242 bool dcc_off, unsigned target,
3243 LLVMValueRef *rsrc)
3244 {
3245 struct si_shader_context *ctx = si_shader_context(bld_base);
3246 LLVMValueRef rsrc_ptr = LLVMGetParam(ctx->main_fn,
3247 SI_PARAM_IMAGES);
3248 LLVMValueRef index, tmp;
3249
3250 assert(image->Register.File == TGSI_FILE_IMAGE);
3251
3252 if (!image->Register.Indirect) {
3253 const struct tgsi_shader_info *info = bld_base->info;
3254
3255 index = LLVMConstInt(ctx->i32, image->Register.Index, 0);
3256
3257 if (info->images_writemask & (1 << image->Register.Index) &&
3258 target != TGSI_TEXTURE_BUFFER)
3259 dcc_off = true;
3260 } else {
3261 /* From the GL_ARB_shader_image_load_store extension spec:
3262 *
3263 * If a shader performs an image load, store, or atomic
3264 * operation using an image variable declared as an array,
3265 * and if the index used to select an individual element is
3266 * negative or greater than or equal to the size of the
3267 * array, the results of the operation are undefined but may
3268 * not lead to termination.
3269 */
3270 index = get_bounded_indirect_index(ctx, &image->Indirect,
3271 image->Register.Index,
3272 SI_NUM_IMAGES);
3273 }
3274
3275 tmp = build_indexed_load_const(ctx, rsrc_ptr, index);
3276 if (dcc_off)
3277 tmp = force_dcc_off(ctx, tmp);
3278 *rsrc = tmp;
3279 }
3280
3281 static LLVMValueRef image_fetch_coords(
3282 struct lp_build_tgsi_context *bld_base,
3283 const struct tgsi_full_instruction *inst,
3284 unsigned src)
3285 {
3286 struct gallivm_state *gallivm = bld_base->base.gallivm;
3287 LLVMBuilderRef builder = gallivm->builder;
3288 unsigned target = inst->Memory.Texture;
3289 unsigned num_coords = tgsi_util_get_texture_coord_dim(target);
3290 LLVMValueRef coords[4];
3291 LLVMValueRef tmp;
3292 int chan;
3293
3294 for (chan = 0; chan < num_coords; ++chan) {
3295 tmp = lp_build_emit_fetch(bld_base, inst, src, chan);
3296 tmp = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3297 coords[chan] = tmp;
3298 }
3299
3300 if (num_coords == 1)
3301 return coords[0];
3302
3303 if (num_coords == 3) {
3304 /* LLVM has difficulties lowering 3-element vectors. */
3305 coords[3] = bld_base->uint_bld.undef;
3306 num_coords = 4;
3307 }
3308
3309 return lp_build_gather_values(gallivm, coords, num_coords);
3310 }
3311
3312 /**
3313 * Append the extra mode bits that are used by image load and store.
3314 */
3315 static void image_append_args(
3316 struct si_shader_context *ctx,
3317 struct lp_build_emit_data * emit_data,
3318 unsigned target,
3319 bool atomic)
3320 {
3321 const struct tgsi_full_instruction *inst = emit_data->inst;
3322 LLVMValueRef i1false = LLVMConstInt(ctx->i1, 0, 0);
3323 LLVMValueRef i1true = LLVMConstInt(ctx->i1, 1, 0);
3324 LLVMValueRef r128 = i1false;
3325 LLVMValueRef da = tgsi_is_array_image(target) ? i1true : i1false;
3326 LLVMValueRef glc =
3327 inst->Memory.Qualifier & (TGSI_MEMORY_COHERENT | TGSI_MEMORY_VOLATILE) ?
3328 i1true : i1false;
3329 LLVMValueRef slc = i1false;
3330 LLVMValueRef lwe = i1false;
3331
3332 if (atomic || (HAVE_LLVM <= 0x0309)) {
3333 emit_data->args[emit_data->arg_count++] = r128;
3334 emit_data->args[emit_data->arg_count++] = da;
3335 if (!atomic) {
3336 emit_data->args[emit_data->arg_count++] = glc;
3337 }
3338 emit_data->args[emit_data->arg_count++] = slc;
3339 return;
3340 }
3341
3342 /* HAVE_LLVM >= 0x0400 */
3343 emit_data->args[emit_data->arg_count++] = glc;
3344 emit_data->args[emit_data->arg_count++] = slc;
3345 emit_data->args[emit_data->arg_count++] = lwe;
3346 emit_data->args[emit_data->arg_count++] = da;
3347 }
3348
3349 /**
3350 * Given a 256 bit resource, extract the top half (which stores the buffer
3351 * resource in the case of textures and images).
3352 */
3353 static LLVMValueRef extract_rsrc_top_half(
3354 struct si_shader_context *ctx,
3355 LLVMValueRef rsrc)
3356 {
3357 struct gallivm_state *gallivm = &ctx->gallivm;
3358 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
3359 LLVMTypeRef v2i128 = LLVMVectorType(ctx->i128, 2);
3360
3361 rsrc = LLVMBuildBitCast(gallivm->builder, rsrc, v2i128, "");
3362 rsrc = LLVMBuildExtractElement(gallivm->builder, rsrc, bld_base->uint_bld.one, "");
3363 rsrc = LLVMBuildBitCast(gallivm->builder, rsrc, ctx->v4i32, "");
3364
3365 return rsrc;
3366 }
3367
3368 /**
3369 * Append the resource and indexing arguments for buffer intrinsics.
3370 *
3371 * \param rsrc the v4i32 buffer resource
3372 * \param index index into the buffer (stride-based)
3373 * \param offset byte offset into the buffer
3374 */
3375 static void buffer_append_args(
3376 struct si_shader_context *ctx,
3377 struct lp_build_emit_data *emit_data,
3378 LLVMValueRef rsrc,
3379 LLVMValueRef index,
3380 LLVMValueRef offset,
3381 bool atomic)
3382 {
3383 const struct tgsi_full_instruction *inst = emit_data->inst;
3384 LLVMValueRef i1false = LLVMConstInt(ctx->i1, 0, 0);
3385 LLVMValueRef i1true = LLVMConstInt(ctx->i1, 1, 0);
3386
3387 emit_data->args[emit_data->arg_count++] = rsrc;
3388 emit_data->args[emit_data->arg_count++] = index; /* vindex */
3389 emit_data->args[emit_data->arg_count++] = offset; /* voffset */
3390 if (!atomic) {
3391 emit_data->args[emit_data->arg_count++] =
3392 inst->Memory.Qualifier & (TGSI_MEMORY_COHERENT | TGSI_MEMORY_VOLATILE) ?
3393 i1true : i1false; /* glc */
3394 }
3395 emit_data->args[emit_data->arg_count++] = i1false; /* slc */
3396 }
3397
3398 static void load_fetch_args(
3399 struct lp_build_tgsi_context * bld_base,
3400 struct lp_build_emit_data * emit_data)
3401 {
3402 struct si_shader_context *ctx = si_shader_context(bld_base);
3403 struct gallivm_state *gallivm = bld_base->base.gallivm;
3404 const struct tgsi_full_instruction * inst = emit_data->inst;
3405 unsigned target = inst->Memory.Texture;
3406 LLVMValueRef rsrc;
3407
3408 emit_data->dst_type = LLVMVectorType(bld_base->base.elem_type, 4);
3409
3410 if (inst->Src[0].Register.File == TGSI_FILE_BUFFER) {
3411 LLVMBuilderRef builder = gallivm->builder;
3412 LLVMValueRef offset;
3413 LLVMValueRef tmp;
3414
3415 rsrc = shader_buffer_fetch_rsrc(ctx, &inst->Src[0]);
3416
3417 tmp = lp_build_emit_fetch(bld_base, inst, 1, 0);
3418 offset = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3419
3420 buffer_append_args(ctx, emit_data, rsrc, bld_base->uint_bld.zero,
3421 offset, false);
3422 } else if (inst->Src[0].Register.File == TGSI_FILE_IMAGE) {
3423 LLVMValueRef coords;
3424
3425 image_fetch_rsrc(bld_base, &inst->Src[0], false, target, &rsrc);
3426 coords = image_fetch_coords(bld_base, inst, 1);
3427
3428 if (target == TGSI_TEXTURE_BUFFER) {
3429 rsrc = extract_rsrc_top_half(ctx, rsrc);
3430 buffer_append_args(ctx, emit_data, rsrc, coords,
3431 bld_base->uint_bld.zero, false);
3432 } else {
3433 emit_data->args[0] = coords;
3434 emit_data->args[1] = rsrc;
3435 emit_data->args[2] = lp_build_const_int32(gallivm, 15); /* dmask */
3436 emit_data->arg_count = 3;
3437
3438 image_append_args(ctx, emit_data, target, false);
3439 }
3440 }
3441 }
3442
3443 static void load_emit_buffer(struct si_shader_context *ctx,
3444 struct lp_build_emit_data *emit_data)
3445 {
3446 const struct tgsi_full_instruction *inst = emit_data->inst;
3447 struct gallivm_state *gallivm = &ctx->gallivm;
3448 LLVMBuilderRef builder = gallivm->builder;
3449 uint writemask = inst->Dst[0].Register.WriteMask;
3450 uint count = util_last_bit(writemask);
3451 const char *intrinsic_name;
3452 LLVMTypeRef dst_type;
3453
3454 switch (count) {
3455 case 1:
3456 intrinsic_name = "llvm.amdgcn.buffer.load.f32";
3457 dst_type = ctx->f32;
3458 break;
3459 case 2:
3460 intrinsic_name = "llvm.amdgcn.buffer.load.v2f32";
3461 dst_type = LLVMVectorType(ctx->f32, 2);
3462 break;
3463 default: // 3 & 4
3464 intrinsic_name = "llvm.amdgcn.buffer.load.v4f32";
3465 dst_type = ctx->v4f32;
3466 count = 4;
3467 }
3468
3469 emit_data->output[emit_data->chan] = lp_build_intrinsic(
3470 builder, intrinsic_name, dst_type,
3471 emit_data->args, emit_data->arg_count,
3472 LP_FUNC_ATTR_READONLY);
3473 }
3474
3475 static LLVMValueRef get_memory_ptr(struct si_shader_context *ctx,
3476 const struct tgsi_full_instruction *inst,
3477 LLVMTypeRef type, int arg)
3478 {
3479 struct gallivm_state *gallivm = &ctx->gallivm;
3480 LLVMBuilderRef builder = gallivm->builder;
3481 LLVMValueRef offset, ptr;
3482 int addr_space;
3483
3484 offset = lp_build_emit_fetch(&ctx->soa.bld_base, inst, arg, 0);
3485 offset = LLVMBuildBitCast(builder, offset, ctx->i32, "");
3486
3487 ptr = ctx->shared_memory;
3488 ptr = LLVMBuildGEP(builder, ptr, &offset, 1, "");
3489 addr_space = LLVMGetPointerAddressSpace(LLVMTypeOf(ptr));
3490 ptr = LLVMBuildBitCast(builder, ptr, LLVMPointerType(type, addr_space), "");
3491
3492 return ptr;
3493 }
3494
3495 static void load_emit_memory(
3496 struct si_shader_context *ctx,
3497 struct lp_build_emit_data *emit_data)
3498 {
3499 const struct tgsi_full_instruction *inst = emit_data->inst;
3500 struct lp_build_context *base = &ctx->soa.bld_base.base;
3501 struct gallivm_state *gallivm = &ctx->gallivm;
3502 LLVMBuilderRef builder = gallivm->builder;
3503 unsigned writemask = inst->Dst[0].Register.WriteMask;
3504 LLVMValueRef channels[4], ptr, derived_ptr, index;
3505 int chan;
3506
3507 ptr = get_memory_ptr(ctx, inst, base->elem_type, 1);
3508
3509 for (chan = 0; chan < 4; ++chan) {
3510 if (!(writemask & (1 << chan))) {
3511 channels[chan] = LLVMGetUndef(base->elem_type);
3512 continue;
3513 }
3514
3515 index = lp_build_const_int32(gallivm, chan);
3516 derived_ptr = LLVMBuildGEP(builder, ptr, &index, 1, "");
3517 channels[chan] = LLVMBuildLoad(builder, derived_ptr, "");
3518 }
3519 emit_data->output[emit_data->chan] = lp_build_gather_values(gallivm, channels, 4);
3520 }
3521
3522 static void get_image_intr_name(const char *base_name,
3523 LLVMTypeRef data_type,
3524 LLVMTypeRef coords_type,
3525 LLVMTypeRef rsrc_type,
3526 char *out_name, unsigned out_len)
3527 {
3528 char coords_type_name[8];
3529
3530 build_type_name_for_intr(coords_type, coords_type_name,
3531 sizeof(coords_type_name));
3532
3533 if (HAVE_LLVM <= 0x0309) {
3534 snprintf(out_name, out_len, "%s.%s", base_name, coords_type_name);
3535 } else {
3536 char data_type_name[8];
3537 char rsrc_type_name[8];
3538
3539 build_type_name_for_intr(data_type, data_type_name,
3540 sizeof(data_type_name));
3541 build_type_name_for_intr(rsrc_type, rsrc_type_name,
3542 sizeof(rsrc_type_name));
3543 snprintf(out_name, out_len, "%s.%s.%s.%s", base_name,
3544 data_type_name, coords_type_name, rsrc_type_name);
3545 }
3546 }
3547
3548 static void load_emit(
3549 const struct lp_build_tgsi_action *action,
3550 struct lp_build_tgsi_context *bld_base,
3551 struct lp_build_emit_data *emit_data)
3552 {
3553 struct si_shader_context *ctx = si_shader_context(bld_base);
3554 struct gallivm_state *gallivm = bld_base->base.gallivm;
3555 LLVMBuilderRef builder = gallivm->builder;
3556 const struct tgsi_full_instruction * inst = emit_data->inst;
3557 char intrinsic_name[64];
3558
3559 if (inst->Src[0].Register.File == TGSI_FILE_MEMORY) {
3560 load_emit_memory(ctx, emit_data);
3561 return;
3562 }
3563
3564 if (inst->Memory.Qualifier & TGSI_MEMORY_VOLATILE)
3565 emit_waitcnt(ctx);
3566
3567 if (inst->Src[0].Register.File == TGSI_FILE_BUFFER) {
3568 load_emit_buffer(ctx, emit_data);
3569 return;
3570 }
3571
3572 if (inst->Memory.Texture == TGSI_TEXTURE_BUFFER) {
3573 emit_data->output[emit_data->chan] =
3574 lp_build_intrinsic(
3575 builder, "llvm.amdgcn.buffer.load.format.v4f32", emit_data->dst_type,
3576 emit_data->args, emit_data->arg_count,
3577 LP_FUNC_ATTR_READONLY);
3578 } else {
3579 get_image_intr_name("llvm.amdgcn.image.load",
3580 emit_data->dst_type, /* vdata */
3581 LLVMTypeOf(emit_data->args[0]), /* coords */
3582 LLVMTypeOf(emit_data->args[1]), /* rsrc */
3583 intrinsic_name, sizeof(intrinsic_name));
3584
3585 emit_data->output[emit_data->chan] =
3586 lp_build_intrinsic(
3587 builder, intrinsic_name, emit_data->dst_type,
3588 emit_data->args, emit_data->arg_count,
3589 LP_FUNC_ATTR_READONLY);
3590 }
3591 }
3592
3593 static void store_fetch_args(
3594 struct lp_build_tgsi_context * bld_base,
3595 struct lp_build_emit_data * emit_data)
3596 {
3597 struct si_shader_context *ctx = si_shader_context(bld_base);
3598 struct gallivm_state *gallivm = bld_base->base.gallivm;
3599 LLVMBuilderRef builder = gallivm->builder;
3600 const struct tgsi_full_instruction * inst = emit_data->inst;
3601 struct tgsi_full_src_register memory;
3602 LLVMValueRef chans[4];
3603 LLVMValueRef data;
3604 LLVMValueRef rsrc;
3605 unsigned chan;
3606
3607 emit_data->dst_type = LLVMVoidTypeInContext(gallivm->context);
3608
3609 for (chan = 0; chan < 4; ++chan) {
3610 chans[chan] = lp_build_emit_fetch(bld_base, inst, 1, chan);
3611 }
3612 data = lp_build_gather_values(gallivm, chans, 4);
3613
3614 emit_data->args[emit_data->arg_count++] = data;
3615
3616 memory = tgsi_full_src_register_from_dst(&inst->Dst[0]);
3617
3618 if (inst->Dst[0].Register.File == TGSI_FILE_BUFFER) {
3619 LLVMValueRef offset;
3620 LLVMValueRef tmp;
3621
3622 rsrc = shader_buffer_fetch_rsrc(ctx, &memory);
3623
3624 tmp = lp_build_emit_fetch(bld_base, inst, 0, 0);
3625 offset = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3626
3627 buffer_append_args(ctx, emit_data, rsrc, bld_base->uint_bld.zero,
3628 offset, false);
3629 } else if (inst->Dst[0].Register.File == TGSI_FILE_IMAGE) {
3630 unsigned target = inst->Memory.Texture;
3631 LLVMValueRef coords;
3632
3633 coords = image_fetch_coords(bld_base, inst, 0);
3634
3635 if (target == TGSI_TEXTURE_BUFFER) {
3636 image_fetch_rsrc(bld_base, &memory, false, target, &rsrc);
3637
3638 rsrc = extract_rsrc_top_half(ctx, rsrc);
3639 buffer_append_args(ctx, emit_data, rsrc, coords,
3640 bld_base->uint_bld.zero, false);
3641 } else {
3642 emit_data->args[1] = coords;
3643 image_fetch_rsrc(bld_base, &memory, true, target,
3644 &emit_data->args[2]);
3645 emit_data->args[3] = lp_build_const_int32(gallivm, 15); /* dmask */
3646 emit_data->arg_count = 4;
3647
3648 image_append_args(ctx, emit_data, target, false);
3649 }
3650 }
3651 }
3652
3653 static void store_emit_buffer(
3654 struct si_shader_context *ctx,
3655 struct lp_build_emit_data *emit_data)
3656 {
3657 const struct tgsi_full_instruction *inst = emit_data->inst;
3658 struct gallivm_state *gallivm = &ctx->gallivm;
3659 LLVMBuilderRef builder = gallivm->builder;
3660 struct lp_build_context *uint_bld = &ctx->soa.bld_base.uint_bld;
3661 LLVMValueRef base_data = emit_data->args[0];
3662 LLVMValueRef base_offset = emit_data->args[3];
3663 unsigned writemask = inst->Dst[0].Register.WriteMask;
3664
3665 while (writemask) {
3666 int start, count;
3667 const char *intrinsic_name;
3668 LLVMValueRef data;
3669 LLVMValueRef offset;
3670 LLVMValueRef tmp;
3671
3672 u_bit_scan_consecutive_range(&writemask, &start, &count);
3673
3674 /* Due to an LLVM limitation, split 3-element writes
3675 * into a 2-element and a 1-element write. */
3676 if (count == 3) {
3677 writemask |= 1 << (start + 2);
3678 count = 2;
3679 }
3680
3681 if (count == 4) {
3682 data = base_data;
3683 intrinsic_name = "llvm.amdgcn.buffer.store.v4f32";
3684 } else if (count == 2) {
3685 LLVMTypeRef v2f32 = LLVMVectorType(ctx->f32, 2);
3686
3687 tmp = LLVMBuildExtractElement(
3688 builder, base_data,
3689 lp_build_const_int32(gallivm, start), "");
3690 data = LLVMBuildInsertElement(
3691 builder, LLVMGetUndef(v2f32), tmp,
3692 uint_bld->zero, "");
3693
3694 tmp = LLVMBuildExtractElement(
3695 builder, base_data,
3696 lp_build_const_int32(gallivm, start + 1), "");
3697 data = LLVMBuildInsertElement(
3698 builder, data, tmp, uint_bld->one, "");
3699
3700 intrinsic_name = "llvm.amdgcn.buffer.store.v2f32";
3701 } else {
3702 assert(count == 1);
3703 data = LLVMBuildExtractElement(
3704 builder, base_data,
3705 lp_build_const_int32(gallivm, start), "");
3706 intrinsic_name = "llvm.amdgcn.buffer.store.f32";
3707 }
3708
3709 offset = base_offset;
3710 if (start != 0) {
3711 offset = LLVMBuildAdd(
3712 builder, offset,
3713 lp_build_const_int32(gallivm, start * 4), "");
3714 }
3715
3716 emit_data->args[0] = data;
3717 emit_data->args[3] = offset;
3718
3719 lp_build_intrinsic(
3720 builder, intrinsic_name, emit_data->dst_type,
3721 emit_data->args, emit_data->arg_count, 0);
3722 }
3723 }
3724
3725 static void store_emit_memory(
3726 struct si_shader_context *ctx,
3727 struct lp_build_emit_data *emit_data)
3728 {
3729 const struct tgsi_full_instruction *inst = emit_data->inst;
3730 struct gallivm_state *gallivm = &ctx->gallivm;
3731 struct lp_build_context *base = &ctx->soa.bld_base.base;
3732 LLVMBuilderRef builder = gallivm->builder;
3733 unsigned writemask = inst->Dst[0].Register.WriteMask;
3734 LLVMValueRef ptr, derived_ptr, data, index;
3735 int chan;
3736
3737 ptr = get_memory_ptr(ctx, inst, base->elem_type, 0);
3738
3739 for (chan = 0; chan < 4; ++chan) {
3740 if (!(writemask & (1 << chan))) {
3741 continue;
3742 }
3743 data = lp_build_emit_fetch(&ctx->soa.bld_base, inst, 1, chan);
3744 index = lp_build_const_int32(gallivm, chan);
3745 derived_ptr = LLVMBuildGEP(builder, ptr, &index, 1, "");
3746 LLVMBuildStore(builder, data, derived_ptr);
3747 }
3748 }
3749
3750 static void store_emit(
3751 const struct lp_build_tgsi_action *action,
3752 struct lp_build_tgsi_context *bld_base,
3753 struct lp_build_emit_data *emit_data)
3754 {
3755 struct si_shader_context *ctx = si_shader_context(bld_base);
3756 struct gallivm_state *gallivm = bld_base->base.gallivm;
3757 LLVMBuilderRef builder = gallivm->builder;
3758 const struct tgsi_full_instruction * inst = emit_data->inst;
3759 unsigned target = inst->Memory.Texture;
3760 char intrinsic_name[64];
3761
3762 if (inst->Dst[0].Register.File == TGSI_FILE_MEMORY) {
3763 store_emit_memory(ctx, emit_data);
3764 return;
3765 }
3766
3767 if (inst->Memory.Qualifier & TGSI_MEMORY_VOLATILE)
3768 emit_waitcnt(ctx);
3769
3770 if (inst->Dst[0].Register.File == TGSI_FILE_BUFFER) {
3771 store_emit_buffer(ctx, emit_data);
3772 return;
3773 }
3774
3775 if (target == TGSI_TEXTURE_BUFFER) {
3776 emit_data->output[emit_data->chan] = lp_build_intrinsic(
3777 builder, "llvm.amdgcn.buffer.store.format.v4f32",
3778 emit_data->dst_type, emit_data->args,
3779 emit_data->arg_count, 0);
3780 } else {
3781 get_image_intr_name("llvm.amdgcn.image.store",
3782 LLVMTypeOf(emit_data->args[0]), /* vdata */
3783 LLVMTypeOf(emit_data->args[1]), /* coords */
3784 LLVMTypeOf(emit_data->args[2]), /* rsrc */
3785 intrinsic_name, sizeof(intrinsic_name));
3786
3787 emit_data->output[emit_data->chan] =
3788 lp_build_intrinsic(
3789 builder, intrinsic_name, emit_data->dst_type,
3790 emit_data->args, emit_data->arg_count, 0);
3791 }
3792 }
3793
3794 static void atomic_fetch_args(
3795 struct lp_build_tgsi_context * bld_base,
3796 struct lp_build_emit_data * emit_data)
3797 {
3798 struct si_shader_context *ctx = si_shader_context(bld_base);
3799 struct gallivm_state *gallivm = bld_base->base.gallivm;
3800 LLVMBuilderRef builder = gallivm->builder;
3801 const struct tgsi_full_instruction * inst = emit_data->inst;
3802 LLVMValueRef data1, data2;
3803 LLVMValueRef rsrc;
3804 LLVMValueRef tmp;
3805
3806 emit_data->dst_type = bld_base->base.elem_type;
3807
3808 tmp = lp_build_emit_fetch(bld_base, inst, 2, 0);
3809 data1 = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3810
3811 if (inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS) {
3812 tmp = lp_build_emit_fetch(bld_base, inst, 3, 0);
3813 data2 = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3814 }
3815
3816 /* llvm.amdgcn.image/buffer.atomic.cmpswap reflect the hardware order
3817 * of arguments, which is reversed relative to TGSI (and GLSL)
3818 */
3819 if (inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS)
3820 emit_data->args[emit_data->arg_count++] = data2;
3821 emit_data->args[emit_data->arg_count++] = data1;
3822
3823 if (inst->Src[0].Register.File == TGSI_FILE_BUFFER) {
3824 LLVMValueRef offset;
3825
3826 rsrc = shader_buffer_fetch_rsrc(ctx, &inst->Src[0]);
3827
3828 tmp = lp_build_emit_fetch(bld_base, inst, 1, 0);
3829 offset = LLVMBuildBitCast(builder, tmp, bld_base->uint_bld.elem_type, "");
3830
3831 buffer_append_args(ctx, emit_data, rsrc, bld_base->uint_bld.zero,
3832 offset, true);
3833 } else if (inst->Src[0].Register.File == TGSI_FILE_IMAGE) {
3834 unsigned target = inst->Memory.Texture;
3835 LLVMValueRef coords;
3836
3837 image_fetch_rsrc(bld_base, &inst->Src[0],
3838 target != TGSI_TEXTURE_BUFFER, target, &rsrc);
3839 coords = image_fetch_coords(bld_base, inst, 1);
3840
3841 if (target == TGSI_TEXTURE_BUFFER) {
3842 rsrc = extract_rsrc_top_half(ctx, rsrc);
3843 buffer_append_args(ctx, emit_data, rsrc, coords,
3844 bld_base->uint_bld.zero, true);
3845 } else {
3846 emit_data->args[emit_data->arg_count++] = coords;
3847 emit_data->args[emit_data->arg_count++] = rsrc;
3848
3849 image_append_args(ctx, emit_data, target, true);
3850 }
3851 }
3852 }
3853
3854 static void atomic_emit_memory(struct si_shader_context *ctx,
3855 struct lp_build_emit_data *emit_data) {
3856 struct gallivm_state *gallivm = &ctx->gallivm;
3857 LLVMBuilderRef builder = gallivm->builder;
3858 const struct tgsi_full_instruction * inst = emit_data->inst;
3859 LLVMValueRef ptr, result, arg;
3860
3861 ptr = get_memory_ptr(ctx, inst, ctx->i32, 1);
3862
3863 arg = lp_build_emit_fetch(&ctx->soa.bld_base, inst, 2, 0);
3864 arg = LLVMBuildBitCast(builder, arg, ctx->i32, "");
3865
3866 if (inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS) {
3867 LLVMValueRef new_data;
3868 new_data = lp_build_emit_fetch(&ctx->soa.bld_base,
3869 inst, 3, 0);
3870
3871 new_data = LLVMBuildBitCast(builder, new_data, ctx->i32, "");
3872
3873 #if HAVE_LLVM >= 0x309
3874 result = LLVMBuildAtomicCmpXchg(builder, ptr, arg, new_data,
3875 LLVMAtomicOrderingSequentiallyConsistent,
3876 LLVMAtomicOrderingSequentiallyConsistent,
3877 false);
3878 #endif
3879
3880 result = LLVMBuildExtractValue(builder, result, 0, "");
3881 } else {
3882 LLVMAtomicRMWBinOp op;
3883
3884 switch(inst->Instruction.Opcode) {
3885 case TGSI_OPCODE_ATOMUADD:
3886 op = LLVMAtomicRMWBinOpAdd;
3887 break;
3888 case TGSI_OPCODE_ATOMXCHG:
3889 op = LLVMAtomicRMWBinOpXchg;
3890 break;
3891 case TGSI_OPCODE_ATOMAND:
3892 op = LLVMAtomicRMWBinOpAnd;
3893 break;
3894 case TGSI_OPCODE_ATOMOR:
3895 op = LLVMAtomicRMWBinOpOr;
3896 break;
3897 case TGSI_OPCODE_ATOMXOR:
3898 op = LLVMAtomicRMWBinOpXor;
3899 break;
3900 case TGSI_OPCODE_ATOMUMIN:
3901 op = LLVMAtomicRMWBinOpUMin;
3902 break;
3903 case TGSI_OPCODE_ATOMUMAX:
3904 op = LLVMAtomicRMWBinOpUMax;
3905 break;
3906 case TGSI_OPCODE_ATOMIMIN:
3907 op = LLVMAtomicRMWBinOpMin;
3908 break;
3909 case TGSI_OPCODE_ATOMIMAX:
3910 op = LLVMAtomicRMWBinOpMax;
3911 break;
3912 default:
3913 unreachable("unknown atomic opcode");
3914 }
3915
3916 result = LLVMBuildAtomicRMW(builder, op, ptr, arg,
3917 LLVMAtomicOrderingSequentiallyConsistent,
3918 false);
3919 }
3920 emit_data->output[emit_data->chan] = LLVMBuildBitCast(builder, result, emit_data->dst_type, "");
3921 }
3922
3923 static void atomic_emit(
3924 const struct lp_build_tgsi_action *action,
3925 struct lp_build_tgsi_context *bld_base,
3926 struct lp_build_emit_data *emit_data)
3927 {
3928 struct si_shader_context *ctx = si_shader_context(bld_base);
3929 struct gallivm_state *gallivm = bld_base->base.gallivm;
3930 LLVMBuilderRef builder = gallivm->builder;
3931 const struct tgsi_full_instruction * inst = emit_data->inst;
3932 char intrinsic_name[40];
3933 LLVMValueRef tmp;
3934
3935 if (inst->Src[0].Register.File == TGSI_FILE_MEMORY) {
3936 atomic_emit_memory(ctx, emit_data);
3937 return;
3938 }
3939
3940 if (inst->Src[0].Register.File == TGSI_FILE_BUFFER ||
3941 inst->Memory.Texture == TGSI_TEXTURE_BUFFER) {
3942 snprintf(intrinsic_name, sizeof(intrinsic_name),
3943 "llvm.amdgcn.buffer.atomic.%s", action->intr_name);
3944 } else {
3945 LLVMValueRef coords;
3946 char coords_type[8];
3947
3948 if (inst->Instruction.Opcode == TGSI_OPCODE_ATOMCAS)
3949 coords = emit_data->args[2];
3950 else
3951 coords = emit_data->args[1];
3952
3953 build_type_name_for_intr(LLVMTypeOf(coords), coords_type, sizeof(coords_type));
3954 snprintf(intrinsic_name, sizeof(intrinsic_name),
3955 "llvm.amdgcn.image.atomic.%s.%s",
3956 action->intr_name, coords_type);
3957 }
3958
3959 tmp = lp_build_intrinsic(
3960 builder, intrinsic_name, bld_base->uint_bld.elem_type,
3961 emit_data->args, emit_data->arg_count, 0);
3962 emit_data->output[emit_data->chan] =
3963 LLVMBuildBitCast(builder, tmp, bld_base->base.elem_type, "");
3964 }
3965
3966 static void resq_fetch_args(
3967 struct lp_build_tgsi_context * bld_base,
3968 struct lp_build_emit_data * emit_data)
3969 {
3970 struct si_shader_context *ctx = si_shader_context(bld_base);
3971 struct gallivm_state *gallivm = bld_base->base.gallivm;
3972 const struct tgsi_full_instruction *inst = emit_data->inst;
3973 const struct tgsi_full_src_register *reg = &inst->Src[0];
3974
3975 emit_data->dst_type = ctx->v4i32;
3976
3977 if (reg->Register.File == TGSI_FILE_BUFFER) {
3978 emit_data->args[0] = shader_buffer_fetch_rsrc(ctx, reg);
3979 emit_data->arg_count = 1;
3980 } else if (inst->Memory.Texture == TGSI_TEXTURE_BUFFER) {
3981 image_fetch_rsrc(bld_base, reg, false, inst->Memory.Texture,
3982 &emit_data->args[0]);
3983 emit_data->arg_count = 1;
3984 } else {
3985 emit_data->args[0] = bld_base->uint_bld.zero; /* mip level */
3986 image_fetch_rsrc(bld_base, reg, false, inst->Memory.Texture,
3987 &emit_data->args[1]);
3988 emit_data->args[2] = lp_build_const_int32(gallivm, 15); /* dmask */
3989 emit_data->args[3] = bld_base->uint_bld.zero; /* unorm */
3990 emit_data->args[4] = bld_base->uint_bld.zero; /* r128 */
3991 emit_data->args[5] = tgsi_is_array_image(inst->Memory.Texture) ?
3992 bld_base->uint_bld.one : bld_base->uint_bld.zero; /* da */
3993 emit_data->args[6] = bld_base->uint_bld.zero; /* glc */
3994 emit_data->args[7] = bld_base->uint_bld.zero; /* slc */
3995 emit_data->args[8] = bld_base->uint_bld.zero; /* tfe */
3996 emit_data->args[9] = bld_base->uint_bld.zero; /* lwe */
3997 emit_data->arg_count = 10;
3998 }
3999 }
4000
4001 static void resq_emit(
4002 const struct lp_build_tgsi_action *action,
4003 struct lp_build_tgsi_context *bld_base,
4004 struct lp_build_emit_data *emit_data)
4005 {
4006 struct gallivm_state *gallivm = bld_base->base.gallivm;
4007 LLVMBuilderRef builder = gallivm->builder;
4008 const struct tgsi_full_instruction *inst = emit_data->inst;
4009 LLVMValueRef out;
4010
4011 if (inst->Src[0].Register.File == TGSI_FILE_BUFFER) {
4012 out = LLVMBuildExtractElement(builder, emit_data->args[0],
4013 lp_build_const_int32(gallivm, 2), "");
4014 } else if (inst->Memory.Texture == TGSI_TEXTURE_BUFFER) {
4015 out = get_buffer_size(bld_base, emit_data->args[0]);
4016 } else {
4017 out = lp_build_intrinsic(
4018 builder, "llvm.SI.getresinfo.i32", emit_data->dst_type,
4019 emit_data->args, emit_data->arg_count,
4020 LP_FUNC_ATTR_READNONE);
4021
4022 /* Divide the number of layers by 6 to get the number of cubes. */
4023 if (inst->Memory.Texture == TGSI_TEXTURE_CUBE_ARRAY) {
4024 LLVMValueRef imm2 = lp_build_const_int32(gallivm, 2);
4025 LLVMValueRef imm6 = lp_build_const_int32(gallivm, 6);
4026
4027 LLVMValueRef z = LLVMBuildExtractElement(builder, out, imm2, "");
4028 z = LLVMBuildSDiv(builder, z, imm6, "");
4029 out = LLVMBuildInsertElement(builder, out, z, imm2, "");
4030 }
4031 }
4032
4033 emit_data->output[emit_data->chan] = out;
4034 }
4035
4036 static void set_tex_fetch_args(struct si_shader_context *ctx,
4037 struct lp_build_emit_data *emit_data,
4038 unsigned opcode, unsigned target,
4039 LLVMValueRef res_ptr, LLVMValueRef samp_ptr,
4040 LLVMValueRef *param, unsigned count,
4041 unsigned dmask)
4042 {
4043 struct gallivm_state *gallivm = &ctx->gallivm;
4044 unsigned num_args;
4045 unsigned is_rect = target == TGSI_TEXTURE_RECT;
4046
4047 /* Pad to power of two vector */
4048 while (count < util_next_power_of_two(count))
4049 param[count++] = LLVMGetUndef(ctx->i32);
4050
4051 /* Texture coordinates. */
4052 if (count > 1)
4053 emit_data->args[0] = lp_build_gather_values(gallivm, param, count);
4054 else
4055 emit_data->args[0] = param[0];
4056
4057 /* Resource. */
4058 emit_data->args[1] = res_ptr;
4059 num_args = 2;
4060
4061 if (opcode == TGSI_OPCODE_TXF || opcode == TGSI_OPCODE_TXQ)
4062 emit_data->dst_type = ctx->v4i32;
4063 else {
4064 emit_data->dst_type = ctx->v4f32;
4065
4066 emit_data->args[num_args++] = samp_ptr;
4067 }
4068
4069 emit_data->args[num_args++] = lp_build_const_int32(gallivm, dmask);
4070 emit_data->args[num_args++] = lp_build_const_int32(gallivm, is_rect); /* unorm */
4071 emit_data->args[num_args++] = lp_build_const_int32(gallivm, 0); /* r128 */
4072 emit_data->args[num_args++] = lp_build_const_int32(gallivm,
4073 tgsi_is_array_sampler(target)); /* da */
4074 emit_data->args[num_args++] = lp_build_const_int32(gallivm, 0); /* glc */
4075 emit_data->args[num_args++] = lp_build_const_int32(gallivm, 0); /* slc */
4076 emit_data->args[num_args++] = lp_build_const_int32(gallivm, 0); /* tfe */
4077 emit_data->args[num_args++] = lp_build_const_int32(gallivm, 0); /* lwe */
4078
4079 emit_data->arg_count = num_args;
4080 }
4081
4082 static const struct lp_build_tgsi_action tex_action;
4083
4084 enum desc_type {
4085 DESC_IMAGE,
4086 DESC_FMASK,
4087 DESC_SAMPLER
4088 };
4089
4090 static LLVMTypeRef const_array(LLVMTypeRef elem_type, int num_elements)
4091 {
4092 return LLVMPointerType(LLVMArrayType(elem_type, num_elements),
4093 CONST_ADDR_SPACE);
4094 }
4095
4096 /**
4097 * Load an image view, fmask view. or sampler state descriptor.
4098 */
4099 static LLVMValueRef load_sampler_desc_custom(struct si_shader_context *ctx,
4100 LLVMValueRef list, LLVMValueRef index,
4101 enum desc_type type)
4102 {
4103 struct gallivm_state *gallivm = &ctx->gallivm;
4104 LLVMBuilderRef builder = gallivm->builder;
4105
4106 switch (type) {
4107 case DESC_IMAGE:
4108 /* The image is at [0:7]. */
4109 index = LLVMBuildMul(builder, index, LLVMConstInt(ctx->i32, 2, 0), "");
4110 break;
4111 case DESC_FMASK:
4112 /* The FMASK is at [8:15]. */
4113 index = LLVMBuildMul(builder, index, LLVMConstInt(ctx->i32, 2, 0), "");
4114 index = LLVMBuildAdd(builder, index, LLVMConstInt(ctx->i32, 1, 0), "");
4115 break;
4116 case DESC_SAMPLER:
4117 /* The sampler state is at [12:15]. */
4118 index = LLVMBuildMul(builder, index, LLVMConstInt(ctx->i32, 4, 0), "");
4119 index = LLVMBuildAdd(builder, index, LLVMConstInt(ctx->i32, 3, 0), "");
4120 list = LLVMBuildPointerCast(builder, list,
4121 const_array(ctx->v4i32, 0), "");
4122 break;
4123 }
4124
4125 return build_indexed_load_const(ctx, list, index);
4126 }
4127
4128 static LLVMValueRef load_sampler_desc(struct si_shader_context *ctx,
4129 LLVMValueRef index, enum desc_type type)
4130 {
4131 LLVMValueRef list = LLVMGetParam(ctx->main_fn,
4132 SI_PARAM_SAMPLERS);
4133
4134 return load_sampler_desc_custom(ctx, list, index, type);
4135 }
4136
4137 /* Disable anisotropic filtering if BASE_LEVEL == LAST_LEVEL.
4138 *
4139 * SI-CI:
4140 * If BASE_LEVEL == LAST_LEVEL, the shader must disable anisotropic
4141 * filtering manually. The driver sets img7 to a mask clearing
4142 * MAX_ANISO_RATIO if BASE_LEVEL == LAST_LEVEL. The shader must do:
4143 * s_and_b32 samp0, samp0, img7
4144 *
4145 * VI:
4146 * The ANISO_OVERRIDE sampler field enables this fix in TA.
4147 */
4148 static LLVMValueRef sici_fix_sampler_aniso(struct si_shader_context *ctx,
4149 LLVMValueRef res, LLVMValueRef samp)
4150 {
4151 LLVMBuilderRef builder = ctx->gallivm.builder;
4152 LLVMValueRef img7, samp0;
4153
4154 if (ctx->screen->b.chip_class >= VI)
4155 return samp;
4156
4157 img7 = LLVMBuildExtractElement(builder, res,
4158 LLVMConstInt(ctx->i32, 7, 0), "");
4159 samp0 = LLVMBuildExtractElement(builder, samp,
4160 LLVMConstInt(ctx->i32, 0, 0), "");
4161 samp0 = LLVMBuildAnd(builder, samp0, img7, "");
4162 return LLVMBuildInsertElement(builder, samp, samp0,
4163 LLVMConstInt(ctx->i32, 0, 0), "");
4164 }
4165
4166 static void tex_fetch_ptrs(
4167 struct lp_build_tgsi_context *bld_base,
4168 struct lp_build_emit_data *emit_data,
4169 LLVMValueRef *res_ptr, LLVMValueRef *samp_ptr, LLVMValueRef *fmask_ptr)
4170 {
4171 struct si_shader_context *ctx = si_shader_context(bld_base);
4172 const struct tgsi_full_instruction *inst = emit_data->inst;
4173 unsigned target = inst->Texture.Texture;
4174 unsigned sampler_src;
4175 unsigned sampler_index;
4176 LLVMValueRef index;
4177
4178 sampler_src = emit_data->inst->Instruction.NumSrcRegs - 1;
4179 sampler_index = emit_data->inst->Src[sampler_src].Register.Index;
4180
4181 if (emit_data->inst->Src[sampler_src].Register.Indirect) {
4182 const struct tgsi_full_src_register *reg = &emit_data->inst->Src[sampler_src];
4183
4184 index = get_bounded_indirect_index(ctx,
4185 &reg->Indirect,
4186 reg->Register.Index,
4187 SI_NUM_SAMPLERS);
4188 } else {
4189 index = LLVMConstInt(ctx->i32, sampler_index, 0);
4190 }
4191
4192 *res_ptr = load_sampler_desc(ctx, index, DESC_IMAGE);
4193
4194 if (target == TGSI_TEXTURE_2D_MSAA ||
4195 target == TGSI_TEXTURE_2D_ARRAY_MSAA) {
4196 if (samp_ptr)
4197 *samp_ptr = NULL;
4198 if (fmask_ptr)
4199 *fmask_ptr = load_sampler_desc(ctx, index, DESC_FMASK);
4200 } else {
4201 if (samp_ptr) {
4202 *samp_ptr = load_sampler_desc(ctx, index, DESC_SAMPLER);
4203 *samp_ptr = sici_fix_sampler_aniso(ctx, *res_ptr, *samp_ptr);
4204 }
4205 if (fmask_ptr)
4206 *fmask_ptr = NULL;
4207 }
4208 }
4209
4210 static void txq_fetch_args(
4211 struct lp_build_tgsi_context *bld_base,
4212 struct lp_build_emit_data *emit_data)
4213 {
4214 struct si_shader_context *ctx = si_shader_context(bld_base);
4215 struct gallivm_state *gallivm = bld_base->base.gallivm;
4216 LLVMBuilderRef builder = gallivm->builder;
4217 const struct tgsi_full_instruction *inst = emit_data->inst;
4218 unsigned target = inst->Texture.Texture;
4219 LLVMValueRef res_ptr;
4220 LLVMValueRef address;
4221
4222 tex_fetch_ptrs(bld_base, emit_data, &res_ptr, NULL, NULL);
4223
4224 if (target == TGSI_TEXTURE_BUFFER) {
4225 /* Read the size from the buffer descriptor directly. */
4226 LLVMValueRef res = LLVMBuildBitCast(builder, res_ptr, ctx->v8i32, "");
4227 emit_data->args[0] = get_buffer_size(bld_base, res);
4228 return;
4229 }
4230
4231 /* Textures - set the mip level. */
4232 address = lp_build_emit_fetch(bld_base, inst, 0, TGSI_CHAN_X);
4233
4234 set_tex_fetch_args(ctx, emit_data, TGSI_OPCODE_TXQ, target, res_ptr,
4235 NULL, &address, 1, 0xf);
4236 }
4237
4238 static void txq_emit(const struct lp_build_tgsi_action *action,
4239 struct lp_build_tgsi_context *bld_base,
4240 struct lp_build_emit_data *emit_data)
4241 {
4242 struct lp_build_context *base = &bld_base->base;
4243 unsigned target = emit_data->inst->Texture.Texture;
4244
4245 if (target == TGSI_TEXTURE_BUFFER) {
4246 /* Just return the buffer size. */
4247 emit_data->output[emit_data->chan] = emit_data->args[0];
4248 return;
4249 }
4250
4251 emit_data->output[emit_data->chan] = lp_build_intrinsic(
4252 base->gallivm->builder, "llvm.SI.getresinfo.i32",
4253 emit_data->dst_type, emit_data->args, emit_data->arg_count,
4254 LP_FUNC_ATTR_READNONE);
4255
4256 /* Divide the number of layers by 6 to get the number of cubes. */
4257 if (target == TGSI_TEXTURE_CUBE_ARRAY ||
4258 target == TGSI_TEXTURE_SHADOWCUBE_ARRAY) {
4259 LLVMBuilderRef builder = bld_base->base.gallivm->builder;
4260 LLVMValueRef two = lp_build_const_int32(bld_base->base.gallivm, 2);
4261 LLVMValueRef six = lp_build_const_int32(bld_base->base.gallivm, 6);
4262
4263 LLVMValueRef v4 = emit_data->output[emit_data->chan];
4264 LLVMValueRef z = LLVMBuildExtractElement(builder, v4, two, "");
4265 z = LLVMBuildSDiv(builder, z, six, "");
4266
4267 emit_data->output[emit_data->chan] =
4268 LLVMBuildInsertElement(builder, v4, z, two, "");
4269 }
4270 }
4271
4272 static void tex_fetch_args(
4273 struct lp_build_tgsi_context *bld_base,
4274 struct lp_build_emit_data *emit_data)
4275 {
4276 struct si_shader_context *ctx = si_shader_context(bld_base);
4277 struct gallivm_state *gallivm = bld_base->base.gallivm;
4278 const struct tgsi_full_instruction *inst = emit_data->inst;
4279 unsigned opcode = inst->Instruction.Opcode;
4280 unsigned target = inst->Texture.Texture;
4281 LLVMValueRef coords[5], derivs[6];
4282 LLVMValueRef address[16];
4283 unsigned num_coords = tgsi_util_get_texture_coord_dim(target);
4284 int ref_pos = tgsi_util_get_shadow_ref_src_index(target);
4285 unsigned count = 0;
4286 unsigned chan;
4287 unsigned num_deriv_channels = 0;
4288 bool has_offset = inst->Texture.NumOffsets > 0;
4289 LLVMValueRef res_ptr, samp_ptr, fmask_ptr = NULL;
4290 unsigned dmask = 0xf;
4291
4292 tex_fetch_ptrs(bld_base, emit_data, &res_ptr, &samp_ptr, &fmask_ptr);
4293
4294 if (target == TGSI_TEXTURE_BUFFER) {
4295 LLVMTypeRef v2i128 = LLVMVectorType(ctx->i128, 2);
4296
4297 /* Bitcast and truncate v8i32 to v16i8. */
4298 LLVMValueRef res = res_ptr;
4299 res = LLVMBuildBitCast(gallivm->builder, res, v2i128, "");
4300 res = LLVMBuildExtractElement(gallivm->builder, res, bld_base->uint_bld.one, "");
4301 res = LLVMBuildBitCast(gallivm->builder, res, ctx->v16i8, "");
4302
4303 emit_data->dst_type = ctx->v4f32;
4304 emit_data->args[0] = res;
4305 emit_data->args[1] = bld_base->uint_bld.zero;
4306 emit_data->args[2] = lp_build_emit_fetch(bld_base, emit_data->inst, 0, TGSI_CHAN_X);
4307 emit_data->arg_count = 3;
4308 return;
4309 }
4310
4311 /* Fetch and project texture coordinates */
4312 coords[3] = lp_build_emit_fetch(bld_base, emit_data->inst, 0, TGSI_CHAN_W);
4313 for (chan = 0; chan < 3; chan++ ) {
4314 coords[chan] = lp_build_emit_fetch(bld_base,
4315 emit_data->inst, 0,
4316 chan);
4317 if (opcode == TGSI_OPCODE_TXP)
4318 coords[chan] = lp_build_emit_llvm_binary(bld_base,
4319 TGSI_OPCODE_DIV,
4320 coords[chan],
4321 coords[3]);
4322 }
4323
4324 if (opcode == TGSI_OPCODE_TXP)
4325 coords[3] = bld_base->base.one;
4326
4327 /* Pack offsets. */
4328 if (has_offset && opcode != TGSI_OPCODE_TXF) {
4329 /* The offsets are six-bit signed integers packed like this:
4330 * X=[5:0], Y=[13:8], and Z=[21:16].
4331 */
4332 LLVMValueRef offset[3], pack;
4333
4334 assert(inst->Texture.NumOffsets == 1);
4335
4336 for (chan = 0; chan < 3; chan++) {
4337 offset[chan] = lp_build_emit_fetch_texoffset(bld_base,
4338 emit_data->inst, 0, chan);
4339 offset[chan] = LLVMBuildAnd(gallivm->builder, offset[chan],
4340 lp_build_const_int32(gallivm, 0x3f), "");
4341 if (chan)
4342 offset[chan] = LLVMBuildShl(gallivm->builder, offset[chan],
4343 lp_build_const_int32(gallivm, chan*8), "");
4344 }
4345
4346 pack = LLVMBuildOr(gallivm->builder, offset[0], offset[1], "");
4347 pack = LLVMBuildOr(gallivm->builder, pack, offset[2], "");
4348 address[count++] = pack;
4349 }
4350
4351 /* Pack LOD bias value */
4352 if (opcode == TGSI_OPCODE_TXB)
4353 address[count++] = coords[3];
4354 if (opcode == TGSI_OPCODE_TXB2)
4355 address[count++] = lp_build_emit_fetch(bld_base, inst, 1, TGSI_CHAN_X);
4356
4357 /* Pack depth comparison value */
4358 if (tgsi_is_shadow_target(target) && opcode != TGSI_OPCODE_LODQ) {
4359 LLVMValueRef z;
4360
4361 if (target == TGSI_TEXTURE_SHADOWCUBE_ARRAY) {
4362 z = lp_build_emit_fetch(bld_base, inst, 1, TGSI_CHAN_X);
4363 } else {
4364 assert(ref_pos >= 0);
4365 z = coords[ref_pos];
4366 }
4367
4368 /* TC-compatible HTILE promotes Z16 and Z24 to Z32_FLOAT,
4369 * so the depth comparison value isn't clamped for Z16 and
4370 * Z24 anymore. Do it manually here.
4371 *
4372 * It's unnecessary if the original texture format was
4373 * Z32_FLOAT, but we don't know that here.
4374 */
4375 if (ctx->screen->b.chip_class == VI)
4376 z = si_llvm_saturate(bld_base, z);
4377
4378 address[count++] = z;
4379 }
4380
4381 /* Pack user derivatives */
4382 if (opcode == TGSI_OPCODE_TXD) {
4383 int param, num_src_deriv_channels;
4384
4385 switch (target) {
4386 case TGSI_TEXTURE_3D:
4387 num_src_deriv_channels = 3;
4388 num_deriv_channels = 3;
4389 break;
4390 case TGSI_TEXTURE_2D:
4391 case TGSI_TEXTURE_SHADOW2D:
4392 case TGSI_TEXTURE_RECT:
4393 case TGSI_TEXTURE_SHADOWRECT:
4394 case TGSI_TEXTURE_2D_ARRAY:
4395 case TGSI_TEXTURE_SHADOW2D_ARRAY:
4396 num_src_deriv_channels = 2;
4397 num_deriv_channels = 2;
4398 break;
4399 case TGSI_TEXTURE_CUBE:
4400 case TGSI_TEXTURE_SHADOWCUBE:
4401 case TGSI_TEXTURE_CUBE_ARRAY:
4402 case TGSI_TEXTURE_SHADOWCUBE_ARRAY:
4403 /* Cube derivatives will be converted to 2D. */
4404 num_src_deriv_channels = 3;
4405 num_deriv_channels = 2;
4406 break;
4407 case TGSI_TEXTURE_1D:
4408 case TGSI_TEXTURE_SHADOW1D:
4409 case TGSI_TEXTURE_1D_ARRAY:
4410 case TGSI_TEXTURE_SHADOW1D_ARRAY:
4411 num_src_deriv_channels = 1;
4412 num_deriv_channels = 1;
4413 break;
4414 default:
4415 unreachable("invalid target");
4416 }
4417
4418 for (param = 0; param < 2; param++)
4419 for (chan = 0; chan < num_src_deriv_channels; chan++)
4420 derivs[param * num_src_deriv_channels + chan] =
4421 lp_build_emit_fetch(bld_base, inst, param+1, chan);
4422 }
4423
4424 if (target == TGSI_TEXTURE_CUBE ||
4425 target == TGSI_TEXTURE_CUBE_ARRAY ||
4426 target == TGSI_TEXTURE_SHADOWCUBE ||
4427 target == TGSI_TEXTURE_SHADOWCUBE_ARRAY)
4428 si_prepare_cube_coords(bld_base, emit_data, coords, derivs);
4429
4430 if (opcode == TGSI_OPCODE_TXD)
4431 for (int i = 0; i < num_deriv_channels * 2; i++)
4432 address[count++] = derivs[i];
4433
4434 /* Pack texture coordinates */
4435 address[count++] = coords[0];
4436 if (num_coords > 1)
4437 address[count++] = coords[1];
4438 if (num_coords > 2)
4439 address[count++] = coords[2];
4440
4441 /* Pack LOD or sample index */
4442 if (opcode == TGSI_OPCODE_TXL || opcode == TGSI_OPCODE_TXF)
4443 address[count++] = coords[3];
4444 else if (opcode == TGSI_OPCODE_TXL2)
4445 address[count++] = lp_build_emit_fetch(bld_base, inst, 1, TGSI_CHAN_X);
4446
4447 if (count > 16) {
4448 assert(!"Cannot handle more than 16 texture address parameters");
4449 count = 16;
4450 }
4451
4452 for (chan = 0; chan < count; chan++ ) {
4453 address[chan] = LLVMBuildBitCast(gallivm->builder,
4454 address[chan], ctx->i32, "");
4455 }
4456
4457 /* Adjust the sample index according to FMASK.
4458 *
4459 * For uncompressed MSAA surfaces, FMASK should return 0x76543210,
4460 * which is the identity mapping. Each nibble says which physical sample
4461 * should be fetched to get that sample.
4462 *
4463 * For example, 0x11111100 means there are only 2 samples stored and
4464 * the second sample covers 3/4 of the pixel. When reading samples 0
4465 * and 1, return physical sample 0 (determined by the first two 0s
4466 * in FMASK), otherwise return physical sample 1.
4467 *
4468 * The sample index should be adjusted as follows:
4469 * sample_index = (fmask >> (sample_index * 4)) & 0xF;
4470 */
4471 if (target == TGSI_TEXTURE_2D_MSAA ||
4472 target == TGSI_TEXTURE_2D_ARRAY_MSAA) {
4473 struct lp_build_context *uint_bld = &bld_base->uint_bld;
4474 struct lp_build_emit_data txf_emit_data = *emit_data;
4475 LLVMValueRef txf_address[4];
4476 unsigned txf_count = count;
4477 struct tgsi_full_instruction inst = {};
4478
4479 memcpy(txf_address, address, sizeof(txf_address));
4480
4481 if (target == TGSI_TEXTURE_2D_MSAA) {
4482 txf_address[2] = bld_base->uint_bld.zero;
4483 }
4484 txf_address[3] = bld_base->uint_bld.zero;
4485
4486 /* Read FMASK using TXF. */
4487 inst.Instruction.Opcode = TGSI_OPCODE_TXF;
4488 inst.Texture.Texture = target;
4489 txf_emit_data.inst = &inst;
4490 txf_emit_data.chan = 0;
4491 set_tex_fetch_args(ctx, &txf_emit_data, TGSI_OPCODE_TXF,
4492 target, fmask_ptr, NULL,
4493 txf_address, txf_count, 0xf);
4494 build_tex_intrinsic(&tex_action, bld_base, &txf_emit_data);
4495
4496 /* Initialize some constants. */
4497 LLVMValueRef four = LLVMConstInt(ctx->i32, 4, 0);
4498 LLVMValueRef F = LLVMConstInt(ctx->i32, 0xF, 0);
4499
4500 /* Apply the formula. */
4501 LLVMValueRef fmask =
4502 LLVMBuildExtractElement(gallivm->builder,
4503 txf_emit_data.output[0],
4504 uint_bld->zero, "");
4505
4506 unsigned sample_chan = target == TGSI_TEXTURE_2D_MSAA ? 2 : 3;
4507
4508 LLVMValueRef sample_index4 =
4509 LLVMBuildMul(gallivm->builder, address[sample_chan], four, "");
4510
4511 LLVMValueRef shifted_fmask =
4512 LLVMBuildLShr(gallivm->builder, fmask, sample_index4, "");
4513
4514 LLVMValueRef final_sample =
4515 LLVMBuildAnd(gallivm->builder, shifted_fmask, F, "");
4516
4517 /* Don't rewrite the sample index if WORD1.DATA_FORMAT of the FMASK
4518 * resource descriptor is 0 (invalid),
4519 */
4520 LLVMValueRef fmask_desc =
4521 LLVMBuildBitCast(gallivm->builder, fmask_ptr,
4522 ctx->v8i32, "");
4523
4524 LLVMValueRef fmask_word1 =
4525 LLVMBuildExtractElement(gallivm->builder, fmask_desc,
4526 uint_bld->one, "");
4527
4528 LLVMValueRef word1_is_nonzero =
4529 LLVMBuildICmp(gallivm->builder, LLVMIntNE,
4530 fmask_word1, uint_bld->zero, "");
4531
4532 /* Replace the MSAA sample index. */
4533 address[sample_chan] =
4534 LLVMBuildSelect(gallivm->builder, word1_is_nonzero,
4535 final_sample, address[sample_chan], "");
4536 }
4537
4538 if (opcode == TGSI_OPCODE_TXF) {
4539 /* add tex offsets */
4540 if (inst->Texture.NumOffsets) {
4541 struct lp_build_context *uint_bld = &bld_base->uint_bld;
4542 struct lp_build_tgsi_soa_context *bld = lp_soa_context(bld_base);
4543 const struct tgsi_texture_offset *off = inst->TexOffsets;
4544
4545 assert(inst->Texture.NumOffsets == 1);
4546
4547 switch (target) {
4548 case TGSI_TEXTURE_3D:
4549 address[2] = lp_build_add(uint_bld, address[2],
4550 bld->immediates[off->Index][off->SwizzleZ]);
4551 /* fall through */
4552 case TGSI_TEXTURE_2D:
4553 case TGSI_TEXTURE_SHADOW2D:
4554 case TGSI_TEXTURE_RECT:
4555 case TGSI_TEXTURE_SHADOWRECT:
4556 case TGSI_TEXTURE_2D_ARRAY:
4557 case TGSI_TEXTURE_SHADOW2D_ARRAY:
4558 address[1] =
4559 lp_build_add(uint_bld, address[1],
4560 bld->immediates[off->Index][off->SwizzleY]);
4561 /* fall through */
4562 case TGSI_TEXTURE_1D:
4563 case TGSI_TEXTURE_SHADOW1D:
4564 case TGSI_TEXTURE_1D_ARRAY:
4565 case TGSI_TEXTURE_SHADOW1D_ARRAY:
4566 address[0] =
4567 lp_build_add(uint_bld, address[0],
4568 bld->immediates[off->Index][off->SwizzleX]);
4569 break;
4570 /* texture offsets do not apply to other texture targets */
4571 }
4572 }
4573 }
4574
4575 if (opcode == TGSI_OPCODE_TG4) {
4576 unsigned gather_comp = 0;
4577
4578 /* DMASK was repurposed for GATHER4. 4 components are always
4579 * returned and DMASK works like a swizzle - it selects
4580 * the component to fetch. The only valid DMASK values are
4581 * 1=red, 2=green, 4=blue, 8=alpha. (e.g. 1 returns
4582 * (red,red,red,red) etc.) The ISA document doesn't mention
4583 * this.
4584 */
4585
4586 /* Get the component index from src1.x for Gather4. */
4587 if (!tgsi_is_shadow_target(target)) {
4588 LLVMValueRef (*imms)[4] = lp_soa_context(bld_base)->immediates;
4589 LLVMValueRef comp_imm;
4590 struct tgsi_src_register src1 = inst->Src[1].Register;
4591
4592 assert(src1.File == TGSI_FILE_IMMEDIATE);
4593
4594 comp_imm = imms[src1.Index][src1.SwizzleX];
4595 gather_comp = LLVMConstIntGetZExtValue(comp_imm);
4596 gather_comp = CLAMP(gather_comp, 0, 3);
4597 }
4598
4599 dmask = 1 << gather_comp;
4600 }
4601
4602 set_tex_fetch_args(ctx, emit_data, opcode, target, res_ptr,
4603 samp_ptr, address, count, dmask);
4604 }
4605
4606 /* Gather4 should follow the same rules as bilinear filtering, but the hardware
4607 * incorrectly forces nearest filtering if the texture format is integer.
4608 * The only effect it has on Gather4, which always returns 4 texels for
4609 * bilinear filtering, is that the final coordinates are off by 0.5 of
4610 * the texel size.
4611 *
4612 * The workaround is to subtract 0.5 from the unnormalized coordinates,
4613 * or (0.5 / size) from the normalized coordinates.
4614 */
4615 static void si_lower_gather4_integer(struct si_shader_context *ctx,
4616 struct lp_build_emit_data *emit_data,
4617 const char *intr_name,
4618 unsigned coord_vgpr_index)
4619 {
4620 LLVMBuilderRef builder = ctx->gallivm.builder;
4621 LLVMValueRef coord = emit_data->args[0];
4622 LLVMValueRef half_texel[2];
4623 int c;
4624
4625 if (emit_data->inst->Texture.Texture == TGSI_TEXTURE_RECT ||
4626 emit_data->inst->Texture.Texture == TGSI_TEXTURE_SHADOWRECT) {
4627 half_texel[0] = half_texel[1] = LLVMConstReal(ctx->f32, -0.5);
4628 } else {
4629 struct tgsi_full_instruction txq_inst = {};
4630 struct lp_build_emit_data txq_emit_data = {};
4631
4632 /* Query the texture size. */
4633 txq_inst.Texture.Texture = emit_data->inst->Texture.Texture;
4634 txq_emit_data.inst = &txq_inst;
4635 txq_emit_data.dst_type = ctx->v4i32;
4636 set_tex_fetch_args(ctx, &txq_emit_data, TGSI_OPCODE_TXQ,
4637 txq_inst.Texture.Texture,
4638 emit_data->args[1], NULL,
4639 &ctx->soa.bld_base.uint_bld.zero,
4640 1, 0xf);
4641 txq_emit(NULL, &ctx->soa.bld_base, &txq_emit_data);
4642
4643 /* Compute -0.5 / size. */
4644 for (c = 0; c < 2; c++) {
4645 half_texel[c] =
4646 LLVMBuildExtractElement(builder, txq_emit_data.output[0],
4647 LLVMConstInt(ctx->i32, c, 0), "");
4648 half_texel[c] = LLVMBuildUIToFP(builder, half_texel[c], ctx->f32, "");
4649 half_texel[c] =
4650 lp_build_emit_llvm_unary(&ctx->soa.bld_base,
4651 TGSI_OPCODE_RCP, half_texel[c]);
4652 half_texel[c] = LLVMBuildFMul(builder, half_texel[c],
4653 LLVMConstReal(ctx->f32, -0.5), "");
4654 }
4655 }
4656
4657 for (c = 0; c < 2; c++) {
4658 LLVMValueRef tmp;
4659 LLVMValueRef index = LLVMConstInt(ctx->i32, coord_vgpr_index + c, 0);
4660
4661 tmp = LLVMBuildExtractElement(builder, coord, index, "");
4662 tmp = LLVMBuildBitCast(builder, tmp, ctx->f32, "");
4663 tmp = LLVMBuildFAdd(builder, tmp, half_texel[c], "");
4664 tmp = LLVMBuildBitCast(builder, tmp, ctx->i32, "");
4665 coord = LLVMBuildInsertElement(builder, coord, tmp, index, "");
4666 }
4667
4668 emit_data->args[0] = coord;
4669 emit_data->output[emit_data->chan] =
4670 lp_build_intrinsic(builder, intr_name, emit_data->dst_type,
4671 emit_data->args, emit_data->arg_count,
4672 LP_FUNC_ATTR_READNONE);
4673 }
4674
4675 static void build_tex_intrinsic(const struct lp_build_tgsi_action *action,
4676 struct lp_build_tgsi_context *bld_base,
4677 struct lp_build_emit_data *emit_data)
4678 {
4679 struct si_shader_context *ctx = si_shader_context(bld_base);
4680 struct lp_build_context *base = &bld_base->base;
4681 const struct tgsi_full_instruction *inst = emit_data->inst;
4682 unsigned opcode = inst->Instruction.Opcode;
4683 unsigned target = inst->Texture.Texture;
4684 char intr_name[127];
4685 bool has_offset = inst->Texture.NumOffsets > 0;
4686 bool is_shadow = tgsi_is_shadow_target(target);
4687 char type[64];
4688 const char *name = "llvm.SI.image.sample";
4689 const char *infix = "";
4690
4691 if (target == TGSI_TEXTURE_BUFFER) {
4692 emit_data->output[emit_data->chan] = lp_build_intrinsic(
4693 base->gallivm->builder,
4694 "llvm.SI.vs.load.input", emit_data->dst_type,
4695 emit_data->args, emit_data->arg_count,
4696 LP_FUNC_ATTR_READNONE);
4697 return;
4698 }
4699
4700 switch (opcode) {
4701 case TGSI_OPCODE_TXF:
4702 name = target == TGSI_TEXTURE_2D_MSAA ||
4703 target == TGSI_TEXTURE_2D_ARRAY_MSAA ?
4704 "llvm.SI.image.load" :
4705 "llvm.SI.image.load.mip";
4706 is_shadow = false;
4707 has_offset = false;
4708 break;
4709 case TGSI_OPCODE_LODQ:
4710 name = "llvm.SI.getlod";
4711 is_shadow = false;
4712 has_offset = false;
4713 break;
4714 case TGSI_OPCODE_TEX:
4715 case TGSI_OPCODE_TEX2:
4716 case TGSI_OPCODE_TXP:
4717 if (ctx->type != PIPE_SHADER_FRAGMENT)
4718 infix = ".lz";
4719 break;
4720 case TGSI_OPCODE_TXB:
4721 case TGSI_OPCODE_TXB2:
4722 assert(ctx->type == PIPE_SHADER_FRAGMENT);
4723 infix = ".b";
4724 break;
4725 case TGSI_OPCODE_TXL:
4726 case TGSI_OPCODE_TXL2:
4727 infix = ".l";
4728 break;
4729 case TGSI_OPCODE_TXD:
4730 infix = ".d";
4731 break;
4732 case TGSI_OPCODE_TG4:
4733 name = "llvm.SI.gather4";
4734 infix = ".lz";
4735 break;
4736 default:
4737 assert(0);
4738 return;
4739 }
4740
4741 /* Add the type and suffixes .c, .o if needed. */
4742 build_type_name_for_intr(LLVMTypeOf(emit_data->args[0]), type, sizeof(type));
4743 sprintf(intr_name, "%s%s%s%s.%s",
4744 name, is_shadow ? ".c" : "", infix,
4745 has_offset ? ".o" : "", type);
4746
4747 /* The hardware needs special lowering for Gather4 with integer formats. */
4748 if (opcode == TGSI_OPCODE_TG4) {
4749 struct tgsi_shader_info *info = &ctx->shader->selector->info;
4750 /* This will also work with non-constant indexing because of how
4751 * glsl_to_tgsi works and we intent to preserve that behavior.
4752 */
4753 const unsigned src_idx = 2;
4754 unsigned sampler = inst->Src[src_idx].Register.Index;
4755
4756 assert(inst->Src[src_idx].Register.File == TGSI_FILE_SAMPLER);
4757
4758 if (info->sampler_type[sampler] == TGSI_RETURN_TYPE_SINT ||
4759 info->sampler_type[sampler] == TGSI_RETURN_TYPE_UINT) {
4760 /* Texture coordinates start after:
4761 * {offset, bias, z-compare, derivatives}
4762 * Only the offset and z-compare can occur here.
4763 */
4764 si_lower_gather4_integer(ctx, emit_data, intr_name,
4765 (int)has_offset + (int)is_shadow);
4766 return;
4767 }
4768 }
4769
4770 emit_data->output[emit_data->chan] = lp_build_intrinsic(
4771 base->gallivm->builder, intr_name, emit_data->dst_type,
4772 emit_data->args, emit_data->arg_count,
4773 LP_FUNC_ATTR_READNONE);
4774 }
4775
4776 static void si_llvm_emit_txqs(
4777 const struct lp_build_tgsi_action *action,
4778 struct lp_build_tgsi_context *bld_base,
4779 struct lp_build_emit_data *emit_data)
4780 {
4781 struct si_shader_context *ctx = si_shader_context(bld_base);
4782 struct gallivm_state *gallivm = bld_base->base.gallivm;
4783 LLVMBuilderRef builder = gallivm->builder;
4784 LLVMValueRef res, samples;
4785 LLVMValueRef res_ptr, samp_ptr, fmask_ptr = NULL;
4786
4787 tex_fetch_ptrs(bld_base, emit_data, &res_ptr, &samp_ptr, &fmask_ptr);
4788
4789
4790 /* Read the samples from the descriptor directly. */
4791 res = LLVMBuildBitCast(builder, res_ptr, ctx->v8i32, "");
4792 samples = LLVMBuildExtractElement(
4793 builder, res,
4794 lp_build_const_int32(gallivm, 3), "");
4795 samples = LLVMBuildLShr(builder, samples,
4796 lp_build_const_int32(gallivm, 16), "");
4797 samples = LLVMBuildAnd(builder, samples,
4798 lp_build_const_int32(gallivm, 0xf), "");
4799 samples = LLVMBuildShl(builder, lp_build_const_int32(gallivm, 1),
4800 samples, "");
4801
4802 emit_data->output[emit_data->chan] = samples;
4803 }
4804
4805 /*
4806 * SI implements derivatives using the local data store (LDS)
4807 * All writes to the LDS happen in all executing threads at
4808 * the same time. TID is the Thread ID for the current
4809 * thread and is a value between 0 and 63, representing
4810 * the thread's position in the wavefront.
4811 *
4812 * For the pixel shader threads are grouped into quads of four pixels.
4813 * The TIDs of the pixels of a quad are:
4814 *
4815 * +------+------+
4816 * |4n + 0|4n + 1|
4817 * +------+------+
4818 * |4n + 2|4n + 3|
4819 * +------+------+
4820 *
4821 * So, masking the TID with 0xfffffffc yields the TID of the top left pixel
4822 * of the quad, masking with 0xfffffffd yields the TID of the top pixel of
4823 * the current pixel's column, and masking with 0xfffffffe yields the TID
4824 * of the left pixel of the current pixel's row.
4825 *
4826 * Adding 1 yields the TID of the pixel to the right of the left pixel, and
4827 * adding 2 yields the TID of the pixel below the top pixel.
4828 */
4829 /* masks for thread ID. */
4830 #define TID_MASK_TOP_LEFT 0xfffffffc
4831 #define TID_MASK_TOP 0xfffffffd
4832 #define TID_MASK_LEFT 0xfffffffe
4833
4834 static void si_llvm_emit_ddxy(
4835 const struct lp_build_tgsi_action *action,
4836 struct lp_build_tgsi_context *bld_base,
4837 struct lp_build_emit_data *emit_data)
4838 {
4839 struct si_shader_context *ctx = si_shader_context(bld_base);
4840 struct gallivm_state *gallivm = bld_base->base.gallivm;
4841 unsigned opcode = emit_data->info->opcode;
4842 LLVMValueRef thread_id, tl, trbl, tl_tid, trbl_tid, val, args[2];
4843 int idx;
4844 unsigned mask;
4845
4846 thread_id = get_thread_id(ctx);
4847
4848 if (opcode == TGSI_OPCODE_DDX_FINE)
4849 mask = TID_MASK_LEFT;
4850 else if (opcode == TGSI_OPCODE_DDY_FINE)
4851 mask = TID_MASK_TOP;
4852 else
4853 mask = TID_MASK_TOP_LEFT;
4854
4855 tl_tid = LLVMBuildAnd(gallivm->builder, thread_id,
4856 lp_build_const_int32(gallivm, mask), "");
4857
4858 /* for DDX we want to next X pixel, DDY next Y pixel. */
4859 idx = (opcode == TGSI_OPCODE_DDX || opcode == TGSI_OPCODE_DDX_FINE) ? 1 : 2;
4860 trbl_tid = LLVMBuildAdd(gallivm->builder, tl_tid,
4861 lp_build_const_int32(gallivm, idx), "");
4862
4863 val = LLVMBuildBitCast(gallivm->builder, emit_data->args[0], ctx->i32, "");
4864
4865 if (ctx->screen->has_ds_bpermute) {
4866 args[0] = LLVMBuildMul(gallivm->builder, tl_tid,
4867 lp_build_const_int32(gallivm, 4), "");
4868 args[1] = val;
4869 tl = lp_build_intrinsic(gallivm->builder,
4870 "llvm.amdgcn.ds.bpermute", ctx->i32,
4871 args, 2, LP_FUNC_ATTR_READNONE);
4872
4873 args[0] = LLVMBuildMul(gallivm->builder, trbl_tid,
4874 lp_build_const_int32(gallivm, 4), "");
4875 trbl = lp_build_intrinsic(gallivm->builder,
4876 "llvm.amdgcn.ds.bpermute", ctx->i32,
4877 args, 2, LP_FUNC_ATTR_READNONE);
4878 } else {
4879 LLVMValueRef store_ptr, load_ptr0, load_ptr1;
4880
4881 store_ptr = build_gep0(ctx, ctx->lds, thread_id);
4882 load_ptr0 = build_gep0(ctx, ctx->lds, tl_tid);
4883 load_ptr1 = build_gep0(ctx, ctx->lds, trbl_tid);
4884
4885 LLVMBuildStore(gallivm->builder, val, store_ptr);
4886 tl = LLVMBuildLoad(gallivm->builder, load_ptr0, "");
4887 trbl = LLVMBuildLoad(gallivm->builder, load_ptr1, "");
4888 }
4889
4890 tl = LLVMBuildBitCast(gallivm->builder, tl, ctx->f32, "");
4891 trbl = LLVMBuildBitCast(gallivm->builder, trbl, ctx->f32, "");
4892
4893 emit_data->output[emit_data->chan] =
4894 LLVMBuildFSub(gallivm->builder, trbl, tl, "");
4895 }
4896
4897 /*
4898 * this takes an I,J coordinate pair,
4899 * and works out the X and Y derivatives.
4900 * it returns DDX(I), DDX(J), DDY(I), DDY(J).
4901 */
4902 static LLVMValueRef si_llvm_emit_ddxy_interp(
4903 struct lp_build_tgsi_context *bld_base,
4904 LLVMValueRef interp_ij)
4905 {
4906 struct si_shader_context *ctx = si_shader_context(bld_base);
4907 struct gallivm_state *gallivm = bld_base->base.gallivm;
4908 LLVMValueRef result[4], a;
4909 unsigned i;
4910
4911 for (i = 0; i < 2; i++) {
4912 a = LLVMBuildExtractElement(gallivm->builder, interp_ij,
4913 LLVMConstInt(ctx->i32, i, 0), "");
4914 result[i] = lp_build_emit_llvm_unary(bld_base, TGSI_OPCODE_DDX, a);
4915 result[2+i] = lp_build_emit_llvm_unary(bld_base, TGSI_OPCODE_DDY, a);
4916 }
4917
4918 return lp_build_gather_values(gallivm, result, 4);
4919 }
4920
4921 static void interp_fetch_args(
4922 struct lp_build_tgsi_context *bld_base,
4923 struct lp_build_emit_data *emit_data)
4924 {
4925 struct si_shader_context *ctx = si_shader_context(bld_base);
4926 struct gallivm_state *gallivm = bld_base->base.gallivm;
4927 const struct tgsi_full_instruction *inst = emit_data->inst;
4928
4929 if (inst->Instruction.Opcode == TGSI_OPCODE_INTERP_OFFSET) {
4930 /* offset is in second src, first two channels */
4931 emit_data->args[0] = lp_build_emit_fetch(bld_base,
4932 emit_data->inst, 1,
4933 TGSI_CHAN_X);
4934 emit_data->args[1] = lp_build_emit_fetch(bld_base,
4935 emit_data->inst, 1,
4936 TGSI_CHAN_Y);
4937 emit_data->arg_count = 2;
4938 } else if (inst->Instruction.Opcode == TGSI_OPCODE_INTERP_SAMPLE) {
4939 LLVMValueRef sample_position;
4940 LLVMValueRef sample_id;
4941 LLVMValueRef halfval = lp_build_const_float(gallivm, 0.5f);
4942
4943 /* fetch sample ID, then fetch its sample position,
4944 * and place into first two channels.
4945 */
4946 sample_id = lp_build_emit_fetch(bld_base,
4947 emit_data->inst, 1, TGSI_CHAN_X);
4948 sample_id = LLVMBuildBitCast(gallivm->builder, sample_id,
4949 ctx->i32, "");
4950 sample_position = load_sample_position(ctx, sample_id);
4951
4952 emit_data->args[0] = LLVMBuildExtractElement(gallivm->builder,
4953 sample_position,
4954 lp_build_const_int32(gallivm, 0), "");
4955
4956 emit_data->args[0] = LLVMBuildFSub(gallivm->builder, emit_data->args[0], halfval, "");
4957 emit_data->args[1] = LLVMBuildExtractElement(gallivm->builder,
4958 sample_position,
4959 lp_build_const_int32(gallivm, 1), "");
4960 emit_data->args[1] = LLVMBuildFSub(gallivm->builder, emit_data->args[1], halfval, "");
4961 emit_data->arg_count = 2;
4962 }
4963 }
4964
4965 static void build_interp_intrinsic(const struct lp_build_tgsi_action *action,
4966 struct lp_build_tgsi_context *bld_base,
4967 struct lp_build_emit_data *emit_data)
4968 {
4969 struct si_shader_context *ctx = si_shader_context(bld_base);
4970 struct si_shader *shader = ctx->shader;
4971 struct gallivm_state *gallivm = bld_base->base.gallivm;
4972 LLVMValueRef interp_param;
4973 const struct tgsi_full_instruction *inst = emit_data->inst;
4974 const char *intr_name;
4975 int input_index = inst->Src[0].Register.Index;
4976 int chan;
4977 int i;
4978 LLVMValueRef attr_number;
4979 LLVMValueRef params = LLVMGetParam(ctx->main_fn, SI_PARAM_PRIM_MASK);
4980 int interp_param_idx;
4981 unsigned interp = shader->selector->info.input_interpolate[input_index];
4982 unsigned location;
4983
4984 assert(inst->Src[0].Register.File == TGSI_FILE_INPUT);
4985
4986 if (inst->Instruction.Opcode == TGSI_OPCODE_INTERP_OFFSET ||
4987 inst->Instruction.Opcode == TGSI_OPCODE_INTERP_SAMPLE)
4988 location = TGSI_INTERPOLATE_LOC_CENTER;
4989 else
4990 location = TGSI_INTERPOLATE_LOC_CENTROID;
4991
4992 interp_param_idx = lookup_interp_param_index(interp, location);
4993 if (interp_param_idx == -1)
4994 return;
4995 else if (interp_param_idx)
4996 interp_param = LLVMGetParam(ctx->main_fn, interp_param_idx);
4997 else
4998 interp_param = NULL;
4999
5000 attr_number = lp_build_const_int32(gallivm, input_index);
5001
5002 if (inst->Instruction.Opcode == TGSI_OPCODE_INTERP_OFFSET ||
5003 inst->Instruction.Opcode == TGSI_OPCODE_INTERP_SAMPLE) {
5004 LLVMValueRef ij_out[2];
5005 LLVMValueRef ddxy_out = si_llvm_emit_ddxy_interp(bld_base, interp_param);
5006
5007 /*
5008 * take the I then J parameters, and the DDX/Y for it, and
5009 * calculate the IJ inputs for the interpolator.
5010 * temp1 = ddx * offset/sample.x + I;
5011 * interp_param.I = ddy * offset/sample.y + temp1;
5012 * temp1 = ddx * offset/sample.x + J;
5013 * interp_param.J = ddy * offset/sample.y + temp1;
5014 */
5015 for (i = 0; i < 2; i++) {
5016 LLVMValueRef ix_ll = lp_build_const_int32(gallivm, i);
5017 LLVMValueRef iy_ll = lp_build_const_int32(gallivm, i + 2);
5018 LLVMValueRef ddx_el = LLVMBuildExtractElement(gallivm->builder,
5019 ddxy_out, ix_ll, "");
5020 LLVMValueRef ddy_el = LLVMBuildExtractElement(gallivm->builder,
5021 ddxy_out, iy_ll, "");
5022 LLVMValueRef interp_el = LLVMBuildExtractElement(gallivm->builder,
5023 interp_param, ix_ll, "");
5024 LLVMValueRef temp1, temp2;
5025
5026 interp_el = LLVMBuildBitCast(gallivm->builder, interp_el,
5027 ctx->f32, "");
5028
5029 temp1 = LLVMBuildFMul(gallivm->builder, ddx_el, emit_data->args[0], "");
5030
5031 temp1 = LLVMBuildFAdd(gallivm->builder, temp1, interp_el, "");
5032
5033 temp2 = LLVMBuildFMul(gallivm->builder, ddy_el, emit_data->args[1], "");
5034
5035 temp2 = LLVMBuildFAdd(gallivm->builder, temp2, temp1, "");
5036
5037 ij_out[i] = LLVMBuildBitCast(gallivm->builder,
5038 temp2, ctx->i32, "");
5039 }
5040 interp_param = lp_build_gather_values(bld_base->base.gallivm, ij_out, 2);
5041 }
5042
5043 intr_name = interp_param ? "llvm.SI.fs.interp" : "llvm.SI.fs.constant";
5044 for (chan = 0; chan < 4; chan++) {
5045 LLVMValueRef args[4];
5046 LLVMValueRef llvm_chan;
5047 unsigned schan;
5048
5049 schan = tgsi_util_get_full_src_register_swizzle(&inst->Src[0], chan);
5050 llvm_chan = lp_build_const_int32(gallivm, schan);
5051
5052 args[0] = llvm_chan;
5053 args[1] = attr_number;
5054 args[2] = params;
5055 args[3] = interp_param;
5056
5057 emit_data->output[chan] =
5058 lp_build_intrinsic(gallivm->builder, intr_name,
5059 ctx->f32, args, args[3] ? 4 : 3,
5060 LP_FUNC_ATTR_READNONE);
5061 }
5062 }
5063
5064 static unsigned si_llvm_get_stream(struct lp_build_tgsi_context *bld_base,
5065 struct lp_build_emit_data *emit_data)
5066 {
5067 LLVMValueRef (*imms)[4] = lp_soa_context(bld_base)->immediates;
5068 struct tgsi_src_register src0 = emit_data->inst->Src[0].Register;
5069 unsigned stream;
5070
5071 assert(src0.File == TGSI_FILE_IMMEDIATE);
5072
5073 stream = LLVMConstIntGetZExtValue(imms[src0.Index][src0.SwizzleX]) & 0x3;
5074 return stream;
5075 }
5076
5077 /* Emit one vertex from the geometry shader */
5078 static void si_llvm_emit_vertex(
5079 const struct lp_build_tgsi_action *action,
5080 struct lp_build_tgsi_context *bld_base,
5081 struct lp_build_emit_data *emit_data)
5082 {
5083 struct si_shader_context *ctx = si_shader_context(bld_base);
5084 struct lp_build_context *uint = &bld_base->uint_bld;
5085 struct si_shader *shader = ctx->shader;
5086 struct tgsi_shader_info *info = &shader->selector->info;
5087 struct gallivm_state *gallivm = bld_base->base.gallivm;
5088 LLVMValueRef soffset = LLVMGetParam(ctx->main_fn,
5089 SI_PARAM_GS2VS_OFFSET);
5090 LLVMValueRef gs_next_vertex;
5091 LLVMValueRef can_emit, kill;
5092 LLVMValueRef args[2];
5093 unsigned chan;
5094 int i;
5095 unsigned stream;
5096
5097 stream = si_llvm_get_stream(bld_base, emit_data);
5098
5099 /* Write vertex attribute values to GSVS ring */
5100 gs_next_vertex = LLVMBuildLoad(gallivm->builder,
5101 ctx->gs_next_vertex[stream],
5102 "");
5103
5104 /* If this thread has already emitted the declared maximum number of
5105 * vertices, kill it: excessive vertex emissions are not supposed to
5106 * have any effect, and GS threads have no externally observable
5107 * effects other than emitting vertices.
5108 */
5109 can_emit = LLVMBuildICmp(gallivm->builder, LLVMIntULE, gs_next_vertex,
5110 lp_build_const_int32(gallivm,
5111 shader->selector->gs_max_out_vertices), "");
5112 kill = lp_build_select(&bld_base->base, can_emit,
5113 lp_build_const_float(gallivm, 1.0f),
5114 lp_build_const_float(gallivm, -1.0f));
5115
5116 lp_build_intrinsic(gallivm->builder, "llvm.AMDGPU.kill",
5117 ctx->voidt, &kill, 1, 0);
5118
5119 for (i = 0; i < info->num_outputs; i++) {
5120 LLVMValueRef *out_ptr =
5121 ctx->soa.outputs[i];
5122
5123 for (chan = 0; chan < 4; chan++) {
5124 LLVMValueRef out_val = LLVMBuildLoad(gallivm->builder, out_ptr[chan], "");
5125 LLVMValueRef voffset =
5126 lp_build_const_int32(gallivm, (i * 4 + chan) *
5127 shader->selector->gs_max_out_vertices);
5128
5129 voffset = lp_build_add(uint, voffset, gs_next_vertex);
5130 voffset = lp_build_mul_imm(uint, voffset, 4);
5131
5132 out_val = LLVMBuildBitCast(gallivm->builder, out_val, ctx->i32, "");
5133
5134 build_tbuffer_store(ctx,
5135 ctx->gsvs_ring[stream],
5136 out_val, 1,
5137 voffset, soffset, 0,
5138 V_008F0C_BUF_DATA_FORMAT_32,
5139 V_008F0C_BUF_NUM_FORMAT_UINT,
5140 1, 0, 1, 1, 0);
5141 }
5142 }
5143 gs_next_vertex = lp_build_add(uint, gs_next_vertex,
5144 lp_build_const_int32(gallivm, 1));
5145
5146 LLVMBuildStore(gallivm->builder, gs_next_vertex, ctx->gs_next_vertex[stream]);
5147
5148 /* Signal vertex emission */
5149 args[0] = lp_build_const_int32(gallivm, SENDMSG_GS_OP_EMIT | SENDMSG_GS | (stream << 8));
5150 args[1] = LLVMGetParam(ctx->main_fn, SI_PARAM_GS_WAVE_ID);
5151 lp_build_intrinsic(gallivm->builder, "llvm.SI.sendmsg",
5152 ctx->voidt, args, 2, 0);
5153 }
5154
5155 /* Cut one primitive from the geometry shader */
5156 static void si_llvm_emit_primitive(
5157 const struct lp_build_tgsi_action *action,
5158 struct lp_build_tgsi_context *bld_base,
5159 struct lp_build_emit_data *emit_data)
5160 {
5161 struct si_shader_context *ctx = si_shader_context(bld_base);
5162 struct gallivm_state *gallivm = bld_base->base.gallivm;
5163 LLVMValueRef args[2];
5164 unsigned stream;
5165
5166 /* Signal primitive cut */
5167 stream = si_llvm_get_stream(bld_base, emit_data);
5168 args[0] = lp_build_const_int32(gallivm, SENDMSG_GS_OP_CUT | SENDMSG_GS | (stream << 8));
5169 args[1] = LLVMGetParam(ctx->main_fn, SI_PARAM_GS_WAVE_ID);
5170 lp_build_intrinsic(gallivm->builder, "llvm.SI.sendmsg",
5171 ctx->voidt, args, 2, 0);
5172 }
5173
5174 static void si_llvm_emit_barrier(const struct lp_build_tgsi_action *action,
5175 struct lp_build_tgsi_context *bld_base,
5176 struct lp_build_emit_data *emit_data)
5177 {
5178 struct si_shader_context *ctx = si_shader_context(bld_base);
5179 struct gallivm_state *gallivm = bld_base->base.gallivm;
5180
5181 /* The real barrier instruction isn’t needed, because an entire patch
5182 * always fits into a single wave.
5183 */
5184 if (ctx->type == PIPE_SHADER_TESS_CTRL) {
5185 emit_optimization_barrier(ctx);
5186 return;
5187 }
5188
5189 lp_build_intrinsic(gallivm->builder,
5190 HAVE_LLVM >= 0x0309 ? "llvm.amdgcn.s.barrier"
5191 : "llvm.AMDGPU.barrier.local",
5192 ctx->voidt, NULL, 0, 0);
5193 }
5194
5195 static const struct lp_build_tgsi_action tex_action = {
5196 .fetch_args = tex_fetch_args,
5197 .emit = build_tex_intrinsic,
5198 };
5199
5200 static const struct lp_build_tgsi_action interp_action = {
5201 .fetch_args = interp_fetch_args,
5202 .emit = build_interp_intrinsic,
5203 };
5204
5205 static void si_create_function(struct si_shader_context *ctx,
5206 const char *name,
5207 LLVMTypeRef *returns, unsigned num_returns,
5208 LLVMTypeRef *params, unsigned num_params,
5209 int last_sgpr)
5210 {
5211 int i;
5212
5213 si_llvm_create_func(ctx, name, returns, num_returns,
5214 params, num_params);
5215 si_llvm_shader_type(ctx->main_fn, ctx->type);
5216 ctx->return_value = LLVMGetUndef(ctx->return_type);
5217
5218 for (i = 0; i <= last_sgpr; ++i) {
5219 LLVMValueRef P = LLVMGetParam(ctx->main_fn, i);
5220
5221 /* The combination of:
5222 * - ByVal
5223 * - dereferenceable
5224 * - invariant.load
5225 * allows the optimization passes to move loads and reduces
5226 * SGPR spilling significantly.
5227 */
5228 if (LLVMGetTypeKind(LLVMTypeOf(P)) == LLVMPointerTypeKind) {
5229 lp_add_function_attr(ctx->main_fn, i + 1, LP_FUNC_ATTR_BYVAL);
5230 lp_add_attr_dereferenceable(P, UINT64_MAX);
5231 } else
5232 lp_add_function_attr(ctx->main_fn, i + 1, LP_FUNC_ATTR_INREG);
5233 }
5234
5235 if (ctx->screen->b.debug_flags & DBG_UNSAFE_MATH) {
5236 /* These were copied from some LLVM test. */
5237 LLVMAddTargetDependentFunctionAttr(ctx->main_fn,
5238 "less-precise-fpmad",
5239 "true");
5240 LLVMAddTargetDependentFunctionAttr(ctx->main_fn,
5241 "no-infs-fp-math",
5242 "true");
5243 LLVMAddTargetDependentFunctionAttr(ctx->main_fn,
5244 "no-nans-fp-math",
5245 "true");
5246 LLVMAddTargetDependentFunctionAttr(ctx->main_fn,
5247 "unsafe-fp-math",
5248 "true");
5249 }
5250 }
5251
5252 static void create_meta_data(struct si_shader_context *ctx)
5253 {
5254 struct gallivm_state *gallivm = ctx->soa.bld_base.base.gallivm;
5255
5256 ctx->invariant_load_md_kind = LLVMGetMDKindIDInContext(gallivm->context,
5257 "invariant.load", 14);
5258 ctx->range_md_kind = LLVMGetMDKindIDInContext(gallivm->context,
5259 "range", 5);
5260 ctx->uniform_md_kind = LLVMGetMDKindIDInContext(gallivm->context,
5261 "amdgpu.uniform", 14);
5262
5263 ctx->empty_md = LLVMMDNodeInContext(gallivm->context, NULL, 0);
5264 }
5265
5266 static void declare_streamout_params(struct si_shader_context *ctx,
5267 struct pipe_stream_output_info *so,
5268 LLVMTypeRef *params, LLVMTypeRef i32,
5269 unsigned *num_params)
5270 {
5271 int i;
5272
5273 /* Streamout SGPRs. */
5274 if (so->num_outputs) {
5275 if (ctx->type != PIPE_SHADER_TESS_EVAL)
5276 params[ctx->param_streamout_config = (*num_params)++] = i32;
5277 else
5278 ctx->param_streamout_config = ctx->param_tess_offchip;
5279
5280 params[ctx->param_streamout_write_index = (*num_params)++] = i32;
5281 }
5282 /* A streamout buffer offset is loaded if the stride is non-zero. */
5283 for (i = 0; i < 4; i++) {
5284 if (!so->stride[i])
5285 continue;
5286
5287 params[ctx->param_streamout_offset[i] = (*num_params)++] = i32;
5288 }
5289 }
5290
5291 static unsigned llvm_get_type_size(LLVMTypeRef type)
5292 {
5293 LLVMTypeKind kind = LLVMGetTypeKind(type);
5294
5295 switch (kind) {
5296 case LLVMIntegerTypeKind:
5297 return LLVMGetIntTypeWidth(type) / 8;
5298 case LLVMFloatTypeKind:
5299 return 4;
5300 case LLVMPointerTypeKind:
5301 return 8;
5302 case LLVMVectorTypeKind:
5303 return LLVMGetVectorSize(type) *
5304 llvm_get_type_size(LLVMGetElementType(type));
5305 default:
5306 assert(0);
5307 return 0;
5308 }
5309 }
5310
5311 static void declare_tess_lds(struct si_shader_context *ctx)
5312 {
5313 struct gallivm_state *gallivm = &ctx->gallivm;
5314 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
5315 struct lp_build_context *uint = &bld_base->uint_bld;
5316
5317 unsigned lds_size = ctx->screen->b.chip_class >= CIK ? 65536 : 32768;
5318 ctx->lds = LLVMBuildIntToPtr(gallivm->builder, uint->zero,
5319 LLVMPointerType(LLVMArrayType(ctx->i32, lds_size / 4), LOCAL_ADDR_SPACE),
5320 "tess_lds");
5321 }
5322
5323 static void create_function(struct si_shader_context *ctx)
5324 {
5325 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
5326 struct gallivm_state *gallivm = bld_base->base.gallivm;
5327 struct si_shader *shader = ctx->shader;
5328 LLVMTypeRef params[SI_NUM_PARAMS + SI_NUM_VERTEX_BUFFERS], v3i32;
5329 LLVMTypeRef returns[16+32*4];
5330 unsigned i, last_sgpr, num_params, num_return_sgprs;
5331 unsigned num_returns = 0;
5332 unsigned num_prolog_vgprs = 0;
5333
5334 v3i32 = LLVMVectorType(ctx->i32, 3);
5335
5336 params[SI_PARAM_RW_BUFFERS] = const_array(ctx->v16i8, SI_NUM_RW_BUFFERS);
5337 params[SI_PARAM_CONST_BUFFERS] = const_array(ctx->v16i8, SI_NUM_CONST_BUFFERS);
5338 params[SI_PARAM_SAMPLERS] = const_array(ctx->v8i32, SI_NUM_SAMPLERS);
5339 params[SI_PARAM_IMAGES] = const_array(ctx->v8i32, SI_NUM_IMAGES);
5340 params[SI_PARAM_SHADER_BUFFERS] = const_array(ctx->v4i32, SI_NUM_SHADER_BUFFERS);
5341
5342 switch (ctx->type) {
5343 case PIPE_SHADER_VERTEX:
5344 params[SI_PARAM_VERTEX_BUFFERS] = const_array(ctx->v16i8, SI_NUM_VERTEX_BUFFERS);
5345 params[SI_PARAM_BASE_VERTEX] = ctx->i32;
5346 params[SI_PARAM_START_INSTANCE] = ctx->i32;
5347 params[SI_PARAM_DRAWID] = ctx->i32;
5348 num_params = SI_PARAM_DRAWID+1;
5349
5350 if (shader->key.vs.as_es) {
5351 params[ctx->param_es2gs_offset = num_params++] = ctx->i32;
5352 } else if (shader->key.vs.as_ls) {
5353 params[SI_PARAM_LS_OUT_LAYOUT] = ctx->i32;
5354 num_params = SI_PARAM_LS_OUT_LAYOUT+1;
5355 } else {
5356 if (shader->is_gs_copy_shader) {
5357 num_params = SI_PARAM_RW_BUFFERS+1;
5358 } else {
5359 params[SI_PARAM_VS_STATE_BITS] = ctx->i32;
5360 num_params = SI_PARAM_VS_STATE_BITS+1;
5361 }
5362
5363 /* The locations of the other parameters are assigned dynamically. */
5364 declare_streamout_params(ctx, &shader->selector->so,
5365 params, ctx->i32, &num_params);
5366 }
5367
5368 last_sgpr = num_params-1;
5369
5370 /* VGPRs */
5371 params[ctx->param_vertex_id = num_params++] = ctx->i32;
5372 params[ctx->param_rel_auto_id = num_params++] = ctx->i32;
5373 params[ctx->param_vs_prim_id = num_params++] = ctx->i32;
5374 params[ctx->param_instance_id = num_params++] = ctx->i32;
5375
5376 if (!shader->is_gs_copy_shader) {
5377 /* Vertex load indices. */
5378 ctx->param_vertex_index0 = num_params;
5379
5380 for (i = 0; i < shader->selector->info.num_inputs; i++)
5381 params[num_params++] = ctx->i32;
5382
5383 num_prolog_vgprs += shader->selector->info.num_inputs;
5384
5385 /* PrimitiveID output. */
5386 if (!shader->key.vs.as_es && !shader->key.vs.as_ls)
5387 for (i = 0; i <= VS_EPILOG_PRIMID_LOC; i++)
5388 returns[num_returns++] = ctx->f32;
5389 }
5390 break;
5391
5392 case PIPE_SHADER_TESS_CTRL:
5393 params[SI_PARAM_TCS_OFFCHIP_LAYOUT] = ctx->i32;
5394 params[SI_PARAM_TCS_OUT_OFFSETS] = ctx->i32;
5395 params[SI_PARAM_TCS_OUT_LAYOUT] = ctx->i32;
5396 params[SI_PARAM_TCS_IN_LAYOUT] = ctx->i32;
5397 params[ctx->param_oc_lds = SI_PARAM_TCS_OC_LDS] = ctx->i32;
5398 params[SI_PARAM_TESS_FACTOR_OFFSET] = ctx->i32;
5399 last_sgpr = SI_PARAM_TESS_FACTOR_OFFSET;
5400
5401 /* VGPRs */
5402 params[SI_PARAM_PATCH_ID] = ctx->i32;
5403 params[SI_PARAM_REL_IDS] = ctx->i32;
5404 num_params = SI_PARAM_REL_IDS+1;
5405
5406 /* SI_PARAM_TCS_OC_LDS and PARAM_TESS_FACTOR_OFFSET are
5407 * placed after the user SGPRs.
5408 */
5409 for (i = 0; i < SI_TCS_NUM_USER_SGPR + 2; i++)
5410 returns[num_returns++] = ctx->i32; /* SGPRs */
5411
5412 for (i = 0; i < 3; i++)
5413 returns[num_returns++] = ctx->f32; /* VGPRs */
5414 break;
5415
5416 case PIPE_SHADER_TESS_EVAL:
5417 params[SI_PARAM_TCS_OFFCHIP_LAYOUT] = ctx->i32;
5418 num_params = SI_PARAM_TCS_OFFCHIP_LAYOUT+1;
5419
5420 if (shader->key.tes.as_es) {
5421 params[ctx->param_oc_lds = num_params++] = ctx->i32;
5422 params[ctx->param_tess_offchip = num_params++] = ctx->i32;
5423 params[ctx->param_es2gs_offset = num_params++] = ctx->i32;
5424 } else {
5425 params[ctx->param_tess_offchip = num_params++] = ctx->i32;
5426 declare_streamout_params(ctx, &shader->selector->so,
5427 params, ctx->i32, &num_params);
5428 params[ctx->param_oc_lds = num_params++] = ctx->i32;
5429 }
5430 last_sgpr = num_params - 1;
5431
5432 /* VGPRs */
5433 params[ctx->param_tes_u = num_params++] = ctx->f32;
5434 params[ctx->param_tes_v = num_params++] = ctx->f32;
5435 params[ctx->param_tes_rel_patch_id = num_params++] = ctx->i32;
5436 params[ctx->param_tes_patch_id = num_params++] = ctx->i32;
5437
5438 /* PrimitiveID output. */
5439 if (!shader->key.tes.as_es)
5440 for (i = 0; i <= VS_EPILOG_PRIMID_LOC; i++)
5441 returns[num_returns++] = ctx->f32;
5442 break;
5443
5444 case PIPE_SHADER_GEOMETRY:
5445 params[SI_PARAM_GS2VS_OFFSET] = ctx->i32;
5446 params[SI_PARAM_GS_WAVE_ID] = ctx->i32;
5447 last_sgpr = SI_PARAM_GS_WAVE_ID;
5448
5449 /* VGPRs */
5450 params[SI_PARAM_VTX0_OFFSET] = ctx->i32;
5451 params[SI_PARAM_VTX1_OFFSET] = ctx->i32;
5452 params[SI_PARAM_PRIMITIVE_ID] = ctx->i32;
5453 params[SI_PARAM_VTX2_OFFSET] = ctx->i32;
5454 params[SI_PARAM_VTX3_OFFSET] = ctx->i32;
5455 params[SI_PARAM_VTX4_OFFSET] = ctx->i32;
5456 params[SI_PARAM_VTX5_OFFSET] = ctx->i32;
5457 params[SI_PARAM_GS_INSTANCE_ID] = ctx->i32;
5458 num_params = SI_PARAM_GS_INSTANCE_ID+1;
5459 break;
5460
5461 case PIPE_SHADER_FRAGMENT:
5462 params[SI_PARAM_ALPHA_REF] = ctx->f32;
5463 params[SI_PARAM_PRIM_MASK] = ctx->i32;
5464 last_sgpr = SI_PARAM_PRIM_MASK;
5465 params[SI_PARAM_PERSP_SAMPLE] = ctx->v2i32;
5466 params[SI_PARAM_PERSP_CENTER] = ctx->v2i32;
5467 params[SI_PARAM_PERSP_CENTROID] = ctx->v2i32;
5468 params[SI_PARAM_PERSP_PULL_MODEL] = v3i32;
5469 params[SI_PARAM_LINEAR_SAMPLE] = ctx->v2i32;
5470 params[SI_PARAM_LINEAR_CENTER] = ctx->v2i32;
5471 params[SI_PARAM_LINEAR_CENTROID] = ctx->v2i32;
5472 params[SI_PARAM_LINE_STIPPLE_TEX] = ctx->f32;
5473 params[SI_PARAM_POS_X_FLOAT] = ctx->f32;
5474 params[SI_PARAM_POS_Y_FLOAT] = ctx->f32;
5475 params[SI_PARAM_POS_Z_FLOAT] = ctx->f32;
5476 params[SI_PARAM_POS_W_FLOAT] = ctx->f32;
5477 params[SI_PARAM_FRONT_FACE] = ctx->i32;
5478 shader->info.face_vgpr_index = 20;
5479 params[SI_PARAM_ANCILLARY] = ctx->i32;
5480 params[SI_PARAM_SAMPLE_COVERAGE] = ctx->f32;
5481 params[SI_PARAM_POS_FIXED_PT] = ctx->i32;
5482 num_params = SI_PARAM_POS_FIXED_PT+1;
5483
5484 /* Color inputs from the prolog. */
5485 if (shader->selector->info.colors_read) {
5486 unsigned num_color_elements =
5487 util_bitcount(shader->selector->info.colors_read);
5488
5489 assert(num_params + num_color_elements <= ARRAY_SIZE(params));
5490 for (i = 0; i < num_color_elements; i++)
5491 params[num_params++] = ctx->f32;
5492
5493 num_prolog_vgprs += num_color_elements;
5494 }
5495
5496 /* Outputs for the epilog. */
5497 num_return_sgprs = SI_SGPR_ALPHA_REF + 1;
5498 num_returns =
5499 num_return_sgprs +
5500 util_bitcount(shader->selector->info.colors_written) * 4 +
5501 shader->selector->info.writes_z +
5502 shader->selector->info.writes_stencil +
5503 shader->selector->info.writes_samplemask +
5504 1 /* SampleMaskIn */;
5505
5506 num_returns = MAX2(num_returns,
5507 num_return_sgprs +
5508 PS_EPILOG_SAMPLEMASK_MIN_LOC + 1);
5509
5510 for (i = 0; i < num_return_sgprs; i++)
5511 returns[i] = ctx->i32;
5512 for (; i < num_returns; i++)
5513 returns[i] = ctx->f32;
5514 break;
5515
5516 case PIPE_SHADER_COMPUTE:
5517 params[SI_PARAM_GRID_SIZE] = v3i32;
5518 params[SI_PARAM_BLOCK_SIZE] = v3i32;
5519 params[SI_PARAM_BLOCK_ID] = v3i32;
5520 last_sgpr = SI_PARAM_BLOCK_ID;
5521
5522 params[SI_PARAM_THREAD_ID] = v3i32;
5523 num_params = SI_PARAM_THREAD_ID + 1;
5524 break;
5525 default:
5526 assert(0 && "unimplemented shader");
5527 return;
5528 }
5529
5530 assert(num_params <= ARRAY_SIZE(params));
5531
5532 si_create_function(ctx, "main", returns, num_returns, params,
5533 num_params, last_sgpr);
5534
5535 /* Reserve register locations for VGPR inputs the PS prolog may need. */
5536 if (ctx->type == PIPE_SHADER_FRAGMENT &&
5537 ctx->separate_prolog) {
5538 si_llvm_add_attribute(ctx->main_fn,
5539 "InitialPSInputAddr",
5540 S_0286D0_PERSP_SAMPLE_ENA(1) |
5541 S_0286D0_PERSP_CENTER_ENA(1) |
5542 S_0286D0_PERSP_CENTROID_ENA(1) |
5543 S_0286D0_LINEAR_SAMPLE_ENA(1) |
5544 S_0286D0_LINEAR_CENTER_ENA(1) |
5545 S_0286D0_LINEAR_CENTROID_ENA(1) |
5546 S_0286D0_FRONT_FACE_ENA(1) |
5547 S_0286D0_POS_FIXED_PT_ENA(1));
5548 } else if (ctx->type == PIPE_SHADER_COMPUTE) {
5549 const unsigned *properties = shader->selector->info.properties;
5550 unsigned max_work_group_size =
5551 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH] *
5552 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_HEIGHT] *
5553 properties[TGSI_PROPERTY_CS_FIXED_BLOCK_DEPTH];
5554
5555 if (!max_work_group_size) {
5556 /* This is a variable group size compute shader,
5557 * compile it for the maximum possible group size.
5558 */
5559 max_work_group_size = SI_MAX_VARIABLE_THREADS_PER_BLOCK;
5560 }
5561
5562 si_llvm_add_attribute(ctx->main_fn,
5563 "amdgpu-max-work-group-size",
5564 max_work_group_size);
5565 }
5566
5567 shader->info.num_input_sgprs = 0;
5568 shader->info.num_input_vgprs = 0;
5569
5570 for (i = 0; i <= last_sgpr; ++i)
5571 shader->info.num_input_sgprs += llvm_get_type_size(params[i]) / 4;
5572
5573 for (; i < num_params; ++i)
5574 shader->info.num_input_vgprs += llvm_get_type_size(params[i]) / 4;
5575
5576 assert(shader->info.num_input_vgprs >= num_prolog_vgprs);
5577 shader->info.num_input_vgprs -= num_prolog_vgprs;
5578
5579 if (!ctx->screen->has_ds_bpermute &&
5580 bld_base->info &&
5581 (bld_base->info->opcode_count[TGSI_OPCODE_DDX] > 0 ||
5582 bld_base->info->opcode_count[TGSI_OPCODE_DDY] > 0 ||
5583 bld_base->info->opcode_count[TGSI_OPCODE_DDX_FINE] > 0 ||
5584 bld_base->info->opcode_count[TGSI_OPCODE_DDY_FINE] > 0 ||
5585 bld_base->info->opcode_count[TGSI_OPCODE_INTERP_OFFSET] > 0 ||
5586 bld_base->info->opcode_count[TGSI_OPCODE_INTERP_SAMPLE] > 0))
5587 ctx->lds =
5588 LLVMAddGlobalInAddressSpace(gallivm->module,
5589 LLVMArrayType(ctx->i32, 64),
5590 "ddxy_lds",
5591 LOCAL_ADDR_SPACE);
5592
5593 if ((ctx->type == PIPE_SHADER_VERTEX && shader->key.vs.as_ls) ||
5594 ctx->type == PIPE_SHADER_TESS_CTRL ||
5595 ctx->type == PIPE_SHADER_TESS_EVAL)
5596 declare_tess_lds(ctx);
5597 }
5598
5599 /**
5600 * Load ESGS and GSVS ring buffer resource descriptors and save the variables
5601 * for later use.
5602 */
5603 static void preload_ring_buffers(struct si_shader_context *ctx)
5604 {
5605 struct gallivm_state *gallivm =
5606 ctx->soa.bld_base.base.gallivm;
5607
5608 LLVMValueRef buf_ptr = LLVMGetParam(ctx->main_fn,
5609 SI_PARAM_RW_BUFFERS);
5610
5611 if ((ctx->type == PIPE_SHADER_VERTEX &&
5612 ctx->shader->key.vs.as_es) ||
5613 (ctx->type == PIPE_SHADER_TESS_EVAL &&
5614 ctx->shader->key.tes.as_es) ||
5615 ctx->type == PIPE_SHADER_GEOMETRY) {
5616 unsigned ring =
5617 ctx->type == PIPE_SHADER_GEOMETRY ? SI_GS_RING_ESGS
5618 : SI_ES_RING_ESGS;
5619 LLVMValueRef offset = lp_build_const_int32(gallivm, ring);
5620
5621 ctx->esgs_ring =
5622 build_indexed_load_const(ctx, buf_ptr, offset);
5623 }
5624
5625 if (ctx->shader->is_gs_copy_shader) {
5626 LLVMValueRef offset = lp_build_const_int32(gallivm, SI_VS_RING_GSVS);
5627
5628 ctx->gsvs_ring[0] =
5629 build_indexed_load_const(ctx, buf_ptr, offset);
5630 }
5631 if (ctx->type == PIPE_SHADER_GEOMETRY) {
5632 int i;
5633 for (i = 0; i < 4; i++) {
5634 LLVMValueRef offset = lp_build_const_int32(gallivm, SI_GS_RING_GSVS0 + i);
5635
5636 ctx->gsvs_ring[i] =
5637 build_indexed_load_const(ctx, buf_ptr, offset);
5638 }
5639 }
5640 }
5641
5642 static void si_llvm_emit_polygon_stipple(struct si_shader_context *ctx,
5643 LLVMValueRef param_rw_buffers,
5644 unsigned param_pos_fixed_pt)
5645 {
5646 struct lp_build_tgsi_context *bld_base =
5647 &ctx->soa.bld_base;
5648 struct gallivm_state *gallivm = bld_base->base.gallivm;
5649 LLVMBuilderRef builder = gallivm->builder;
5650 LLVMValueRef slot, desc, offset, row, bit, address[2];
5651
5652 /* Use the fixed-point gl_FragCoord input.
5653 * Since the stipple pattern is 32x32 and it repeats, just get 5 bits
5654 * per coordinate to get the repeating effect.
5655 */
5656 address[0] = unpack_param(ctx, param_pos_fixed_pt, 0, 5);
5657 address[1] = unpack_param(ctx, param_pos_fixed_pt, 16, 5);
5658
5659 /* Load the buffer descriptor. */
5660 slot = lp_build_const_int32(gallivm, SI_PS_CONST_POLY_STIPPLE);
5661 desc = build_indexed_load_const(ctx, param_rw_buffers, slot);
5662
5663 /* The stipple pattern is 32x32, each row has 32 bits. */
5664 offset = LLVMBuildMul(builder, address[1],
5665 LLVMConstInt(ctx->i32, 4, 0), "");
5666 row = buffer_load_const(ctx, desc, offset);
5667 row = LLVMBuildBitCast(builder, row, ctx->i32, "");
5668 bit = LLVMBuildLShr(builder, row, address[0], "");
5669 bit = LLVMBuildTrunc(builder, bit, ctx->i1, "");
5670
5671 /* The intrinsic kills the thread if arg < 0. */
5672 bit = LLVMBuildSelect(builder, bit, LLVMConstReal(ctx->f32, 0),
5673 LLVMConstReal(ctx->f32, -1), "");
5674 lp_build_intrinsic(builder, "llvm.AMDGPU.kill", ctx->voidt, &bit, 1, 0);
5675 }
5676
5677 void si_shader_binary_read_config(struct radeon_shader_binary *binary,
5678 struct si_shader_config *conf,
5679 unsigned symbol_offset)
5680 {
5681 unsigned i;
5682 const unsigned char *config =
5683 radeon_shader_binary_config_start(binary, symbol_offset);
5684 bool really_needs_scratch = false;
5685
5686 /* LLVM adds SGPR spills to the scratch size.
5687 * Find out if we really need the scratch buffer.
5688 */
5689 for (i = 0; i < binary->reloc_count; i++) {
5690 const struct radeon_shader_reloc *reloc = &binary->relocs[i];
5691
5692 if (!strcmp(scratch_rsrc_dword0_symbol, reloc->name) ||
5693 !strcmp(scratch_rsrc_dword1_symbol, reloc->name)) {
5694 really_needs_scratch = true;
5695 break;
5696 }
5697 }
5698
5699 /* XXX: We may be able to emit some of these values directly rather than
5700 * extracting fields to be emitted later.
5701 */
5702
5703 for (i = 0; i < binary->config_size_per_symbol; i+= 8) {
5704 unsigned reg = util_le32_to_cpu(*(uint32_t*)(config + i));
5705 unsigned value = util_le32_to_cpu(*(uint32_t*)(config + i + 4));
5706 switch (reg) {
5707 case R_00B028_SPI_SHADER_PGM_RSRC1_PS:
5708 case R_00B128_SPI_SHADER_PGM_RSRC1_VS:
5709 case R_00B228_SPI_SHADER_PGM_RSRC1_GS:
5710 case R_00B848_COMPUTE_PGM_RSRC1:
5711 conf->num_sgprs = MAX2(conf->num_sgprs, (G_00B028_SGPRS(value) + 1) * 8);
5712 conf->num_vgprs = MAX2(conf->num_vgprs, (G_00B028_VGPRS(value) + 1) * 4);
5713 conf->float_mode = G_00B028_FLOAT_MODE(value);
5714 conf->rsrc1 = value;
5715 break;
5716 case R_00B02C_SPI_SHADER_PGM_RSRC2_PS:
5717 conf->lds_size = MAX2(conf->lds_size, G_00B02C_EXTRA_LDS_SIZE(value));
5718 break;
5719 case R_00B84C_COMPUTE_PGM_RSRC2:
5720 conf->lds_size = MAX2(conf->lds_size, G_00B84C_LDS_SIZE(value));
5721 conf->rsrc2 = value;
5722 break;
5723 case R_0286CC_SPI_PS_INPUT_ENA:
5724 conf->spi_ps_input_ena = value;
5725 break;
5726 case R_0286D0_SPI_PS_INPUT_ADDR:
5727 conf->spi_ps_input_addr = value;
5728 break;
5729 case R_0286E8_SPI_TMPRING_SIZE:
5730 case R_00B860_COMPUTE_TMPRING_SIZE:
5731 /* WAVESIZE is in units of 256 dwords. */
5732 if (really_needs_scratch)
5733 conf->scratch_bytes_per_wave =
5734 G_00B860_WAVESIZE(value) * 256 * 4;
5735 break;
5736 case 0x4: /* SPILLED_SGPRS */
5737 conf->spilled_sgprs = value;
5738 break;
5739 case 0x8: /* SPILLED_VGPRS */
5740 conf->spilled_vgprs = value;
5741 break;
5742 default:
5743 {
5744 static bool printed;
5745
5746 if (!printed) {
5747 fprintf(stderr, "Warning: LLVM emitted unknown "
5748 "config register: 0x%x\n", reg);
5749 printed = true;
5750 }
5751 }
5752 break;
5753 }
5754 }
5755
5756 if (!conf->spi_ps_input_addr)
5757 conf->spi_ps_input_addr = conf->spi_ps_input_ena;
5758 }
5759
5760 void si_shader_apply_scratch_relocs(struct si_context *sctx,
5761 struct si_shader *shader,
5762 struct si_shader_config *config,
5763 uint64_t scratch_va)
5764 {
5765 unsigned i;
5766 uint32_t scratch_rsrc_dword0 = scratch_va;
5767 uint32_t scratch_rsrc_dword1 =
5768 S_008F04_BASE_ADDRESS_HI(scratch_va >> 32);
5769
5770 /* Enable scratch coalescing if LLVM sets ELEMENT_SIZE & INDEX_STRIDE
5771 * correctly.
5772 */
5773 if (HAVE_LLVM >= 0x0309)
5774 scratch_rsrc_dword1 |= S_008F04_SWIZZLE_ENABLE(1);
5775 else
5776 scratch_rsrc_dword1 |=
5777 S_008F04_STRIDE(config->scratch_bytes_per_wave / 64);
5778
5779 for (i = 0 ; i < shader->binary.reloc_count; i++) {
5780 const struct radeon_shader_reloc *reloc =
5781 &shader->binary.relocs[i];
5782 if (!strcmp(scratch_rsrc_dword0_symbol, reloc->name)) {
5783 util_memcpy_cpu_to_le32(shader->binary.code + reloc->offset,
5784 &scratch_rsrc_dword0, 4);
5785 } else if (!strcmp(scratch_rsrc_dword1_symbol, reloc->name)) {
5786 util_memcpy_cpu_to_le32(shader->binary.code + reloc->offset,
5787 &scratch_rsrc_dword1, 4);
5788 }
5789 }
5790 }
5791
5792 static unsigned si_get_shader_binary_size(struct si_shader *shader)
5793 {
5794 unsigned size = shader->binary.code_size;
5795
5796 if (shader->prolog)
5797 size += shader->prolog->binary.code_size;
5798 if (shader->epilog)
5799 size += shader->epilog->binary.code_size;
5800 return size;
5801 }
5802
5803 int si_shader_binary_upload(struct si_screen *sscreen, struct si_shader *shader)
5804 {
5805 const struct radeon_shader_binary *prolog =
5806 shader->prolog ? &shader->prolog->binary : NULL;
5807 const struct radeon_shader_binary *epilog =
5808 shader->epilog ? &shader->epilog->binary : NULL;
5809 const struct radeon_shader_binary *mainb = &shader->binary;
5810 unsigned bo_size = si_get_shader_binary_size(shader) +
5811 (!epilog ? mainb->rodata_size : 0);
5812 unsigned char *ptr;
5813
5814 assert(!prolog || !prolog->rodata_size);
5815 assert((!prolog && !epilog) || !mainb->rodata_size);
5816 assert(!epilog || !epilog->rodata_size);
5817
5818 r600_resource_reference(&shader->bo, NULL);
5819 shader->bo = (struct r600_resource*)
5820 pipe_buffer_create(&sscreen->b.b, 0,
5821 PIPE_USAGE_IMMUTABLE, bo_size);
5822 if (!shader->bo)
5823 return -ENOMEM;
5824
5825 /* Upload. */
5826 ptr = sscreen->b.ws->buffer_map(shader->bo->buf, NULL,
5827 PIPE_TRANSFER_READ_WRITE);
5828
5829 if (prolog) {
5830 util_memcpy_cpu_to_le32(ptr, prolog->code, prolog->code_size);
5831 ptr += prolog->code_size;
5832 }
5833
5834 util_memcpy_cpu_to_le32(ptr, mainb->code, mainb->code_size);
5835 ptr += mainb->code_size;
5836
5837 if (epilog)
5838 util_memcpy_cpu_to_le32(ptr, epilog->code, epilog->code_size);
5839 else if (mainb->rodata_size > 0)
5840 util_memcpy_cpu_to_le32(ptr, mainb->rodata, mainb->rodata_size);
5841
5842 sscreen->b.ws->buffer_unmap(shader->bo->buf);
5843 return 0;
5844 }
5845
5846 static void si_shader_dump_disassembly(const struct radeon_shader_binary *binary,
5847 struct pipe_debug_callback *debug,
5848 const char *name, FILE *file)
5849 {
5850 char *line, *p;
5851 unsigned i, count;
5852
5853 if (binary->disasm_string) {
5854 fprintf(file, "Shader %s disassembly:\n", name);
5855 fprintf(file, "%s", binary->disasm_string);
5856
5857 if (debug && debug->debug_message) {
5858 /* Very long debug messages are cut off, so send the
5859 * disassembly one line at a time. This causes more
5860 * overhead, but on the plus side it simplifies
5861 * parsing of resulting logs.
5862 */
5863 pipe_debug_message(debug, SHADER_INFO,
5864 "Shader Disassembly Begin");
5865
5866 line = binary->disasm_string;
5867 while (*line) {
5868 p = util_strchrnul(line, '\n');
5869 count = p - line;
5870
5871 if (count) {
5872 pipe_debug_message(debug, SHADER_INFO,
5873 "%.*s", count, line);
5874 }
5875
5876 if (!*p)
5877 break;
5878 line = p + 1;
5879 }
5880
5881 pipe_debug_message(debug, SHADER_INFO,
5882 "Shader Disassembly End");
5883 }
5884 } else {
5885 fprintf(file, "Shader %s binary:\n", name);
5886 for (i = 0; i < binary->code_size; i += 4) {
5887 fprintf(file, "@0x%x: %02x%02x%02x%02x\n", i,
5888 binary->code[i + 3], binary->code[i + 2],
5889 binary->code[i + 1], binary->code[i]);
5890 }
5891 }
5892 }
5893
5894 static void si_shader_dump_stats(struct si_screen *sscreen,
5895 struct si_shader_config *conf,
5896 unsigned num_inputs,
5897 unsigned code_size,
5898 struct pipe_debug_callback *debug,
5899 unsigned processor,
5900 FILE *file)
5901 {
5902 unsigned lds_increment = sscreen->b.chip_class >= CIK ? 512 : 256;
5903 unsigned lds_per_wave = 0;
5904 unsigned max_simd_waves = 10;
5905
5906 /* Compute LDS usage for PS. */
5907 if (processor == PIPE_SHADER_FRAGMENT) {
5908 /* The minimum usage per wave is (num_inputs * 48). The maximum
5909 * usage is (num_inputs * 48 * 16).
5910 * We can get anything in between and it varies between waves.
5911 *
5912 * The 48 bytes per input for a single primitive is equal to
5913 * 4 bytes/component * 4 components/input * 3 points.
5914 *
5915 * Other stages don't know the size at compile time or don't
5916 * allocate LDS per wave, but instead they do it per thread group.
5917 */
5918 lds_per_wave = conf->lds_size * lds_increment +
5919 align(num_inputs * 48, lds_increment);
5920 }
5921
5922 /* Compute the per-SIMD wave counts. */
5923 if (conf->num_sgprs) {
5924 if (sscreen->b.chip_class >= VI)
5925 max_simd_waves = MIN2(max_simd_waves, 800 / conf->num_sgprs);
5926 else
5927 max_simd_waves = MIN2(max_simd_waves, 512 / conf->num_sgprs);
5928 }
5929
5930 if (conf->num_vgprs)
5931 max_simd_waves = MIN2(max_simd_waves, 256 / conf->num_vgprs);
5932
5933 /* LDS is 64KB per CU (4 SIMDs), divided into 16KB blocks per SIMD
5934 * that PS can use.
5935 */
5936 if (lds_per_wave)
5937 max_simd_waves = MIN2(max_simd_waves, 16384 / lds_per_wave);
5938
5939 if (file != stderr ||
5940 r600_can_dump_shader(&sscreen->b, processor)) {
5941 if (processor == PIPE_SHADER_FRAGMENT) {
5942 fprintf(file, "*** SHADER CONFIG ***\n"
5943 "SPI_PS_INPUT_ADDR = 0x%04x\n"
5944 "SPI_PS_INPUT_ENA = 0x%04x\n",
5945 conf->spi_ps_input_addr, conf->spi_ps_input_ena);
5946 }
5947
5948 fprintf(file, "*** SHADER STATS ***\n"
5949 "SGPRS: %d\n"
5950 "VGPRS: %d\n"
5951 "Spilled SGPRs: %d\n"
5952 "Spilled VGPRs: %d\n"
5953 "Code Size: %d bytes\n"
5954 "LDS: %d blocks\n"
5955 "Scratch: %d bytes per wave\n"
5956 "Max Waves: %d\n"
5957 "********************\n\n\n",
5958 conf->num_sgprs, conf->num_vgprs,
5959 conf->spilled_sgprs, conf->spilled_vgprs, code_size,
5960 conf->lds_size, conf->scratch_bytes_per_wave,
5961 max_simd_waves);
5962 }
5963
5964 pipe_debug_message(debug, SHADER_INFO,
5965 "Shader Stats: SGPRS: %d VGPRS: %d Code Size: %d "
5966 "LDS: %d Scratch: %d Max Waves: %d Spilled SGPRs: %d "
5967 "Spilled VGPRs: %d",
5968 conf->num_sgprs, conf->num_vgprs, code_size,
5969 conf->lds_size, conf->scratch_bytes_per_wave,
5970 max_simd_waves, conf->spilled_sgprs,
5971 conf->spilled_vgprs);
5972 }
5973
5974 static const char *si_get_shader_name(struct si_shader *shader,
5975 unsigned processor)
5976 {
5977 switch (processor) {
5978 case PIPE_SHADER_VERTEX:
5979 if (shader->key.vs.as_es)
5980 return "Vertex Shader as ES";
5981 else if (shader->key.vs.as_ls)
5982 return "Vertex Shader as LS";
5983 else
5984 return "Vertex Shader as VS";
5985 case PIPE_SHADER_TESS_CTRL:
5986 return "Tessellation Control Shader";
5987 case PIPE_SHADER_TESS_EVAL:
5988 if (shader->key.tes.as_es)
5989 return "Tessellation Evaluation Shader as ES";
5990 else
5991 return "Tessellation Evaluation Shader as VS";
5992 case PIPE_SHADER_GEOMETRY:
5993 if (shader->is_gs_copy_shader)
5994 return "GS Copy Shader as VS";
5995 else
5996 return "Geometry Shader";
5997 case PIPE_SHADER_FRAGMENT:
5998 return "Pixel Shader";
5999 case PIPE_SHADER_COMPUTE:
6000 return "Compute Shader";
6001 default:
6002 return "Unknown Shader";
6003 }
6004 }
6005
6006 void si_shader_dump(struct si_screen *sscreen, struct si_shader *shader,
6007 struct pipe_debug_callback *debug, unsigned processor,
6008 FILE *file)
6009 {
6010 if (file != stderr ||
6011 r600_can_dump_shader(&sscreen->b, processor))
6012 si_dump_shader_key(processor, &shader->key, file);
6013
6014 if (file != stderr && shader->binary.llvm_ir_string) {
6015 fprintf(file, "\n%s - main shader part - LLVM IR:\n\n",
6016 si_get_shader_name(shader, processor));
6017 fprintf(file, "%s\n", shader->binary.llvm_ir_string);
6018 }
6019
6020 if (file != stderr ||
6021 (r600_can_dump_shader(&sscreen->b, processor) &&
6022 !(sscreen->b.debug_flags & DBG_NO_ASM))) {
6023 fprintf(file, "\n%s:\n", si_get_shader_name(shader, processor));
6024
6025 if (shader->prolog)
6026 si_shader_dump_disassembly(&shader->prolog->binary,
6027 debug, "prolog", file);
6028
6029 si_shader_dump_disassembly(&shader->binary, debug, "main", file);
6030
6031 if (shader->epilog)
6032 si_shader_dump_disassembly(&shader->epilog->binary,
6033 debug, "epilog", file);
6034 fprintf(file, "\n");
6035 }
6036
6037 si_shader_dump_stats(sscreen, &shader->config,
6038 shader->selector ? shader->selector->info.num_inputs : 0,
6039 si_get_shader_binary_size(shader), debug, processor,
6040 file);
6041 }
6042
6043 int si_compile_llvm(struct si_screen *sscreen,
6044 struct radeon_shader_binary *binary,
6045 struct si_shader_config *conf,
6046 LLVMTargetMachineRef tm,
6047 LLVMModuleRef mod,
6048 struct pipe_debug_callback *debug,
6049 unsigned processor,
6050 const char *name)
6051 {
6052 int r = 0;
6053 unsigned count = p_atomic_inc_return(&sscreen->b.num_compilations);
6054
6055 if (r600_can_dump_shader(&sscreen->b, processor)) {
6056 fprintf(stderr, "radeonsi: Compiling shader %d\n", count);
6057
6058 if (!(sscreen->b.debug_flags & (DBG_NO_IR | DBG_PREOPT_IR))) {
6059 fprintf(stderr, "%s LLVM IR:\n\n", name);
6060 LLVMDumpModule(mod);
6061 fprintf(stderr, "\n");
6062 }
6063 }
6064
6065 if (sscreen->record_llvm_ir) {
6066 char *ir = LLVMPrintModuleToString(mod);
6067 binary->llvm_ir_string = strdup(ir);
6068 LLVMDisposeMessage(ir);
6069 }
6070
6071 if (!si_replace_shader(count, binary)) {
6072 r = si_llvm_compile(mod, binary, tm, debug);
6073 if (r)
6074 return r;
6075 }
6076
6077 si_shader_binary_read_config(binary, conf, 0);
6078
6079 /* Enable 64-bit and 16-bit denormals, because there is no performance
6080 * cost.
6081 *
6082 * If denormals are enabled, all floating-point output modifiers are
6083 * ignored.
6084 *
6085 * Don't enable denormals for 32-bit floats, because:
6086 * - Floating-point output modifiers would be ignored by the hw.
6087 * - Some opcodes don't support denormals, such as v_mad_f32. We would
6088 * have to stop using those.
6089 * - SI & CI would be very slow.
6090 */
6091 conf->float_mode |= V_00B028_FP_64_DENORMS;
6092
6093 FREE(binary->config);
6094 FREE(binary->global_symbol_offsets);
6095 binary->config = NULL;
6096 binary->global_symbol_offsets = NULL;
6097
6098 /* Some shaders can't have rodata because their binaries can be
6099 * concatenated.
6100 */
6101 if (binary->rodata_size &&
6102 (processor == PIPE_SHADER_VERTEX ||
6103 processor == PIPE_SHADER_TESS_CTRL ||
6104 processor == PIPE_SHADER_TESS_EVAL ||
6105 processor == PIPE_SHADER_FRAGMENT)) {
6106 fprintf(stderr, "radeonsi: The shader can't have rodata.");
6107 return -EINVAL;
6108 }
6109
6110 return r;
6111 }
6112
6113 static void si_llvm_build_ret(struct si_shader_context *ctx, LLVMValueRef ret)
6114 {
6115 if (LLVMGetTypeKind(LLVMTypeOf(ret)) == LLVMVoidTypeKind)
6116 LLVMBuildRetVoid(ctx->gallivm.builder);
6117 else
6118 LLVMBuildRet(ctx->gallivm.builder, ret);
6119 }
6120
6121 /* Generate code for the hardware VS shader stage to go with a geometry shader */
6122 struct si_shader *
6123 si_generate_gs_copy_shader(struct si_screen *sscreen,
6124 LLVMTargetMachineRef tm,
6125 struct si_shader_selector *gs_selector,
6126 struct pipe_debug_callback *debug)
6127 {
6128 struct si_shader_context ctx;
6129 struct si_shader *shader;
6130 struct gallivm_state *gallivm = &ctx.gallivm;
6131 struct lp_build_tgsi_context *bld_base = &ctx.soa.bld_base;
6132 struct lp_build_context *uint = &bld_base->uint_bld;
6133 struct si_shader_output_values *outputs;
6134 struct tgsi_shader_info *gsinfo = &gs_selector->info;
6135 LLVMValueRef args[9];
6136 int i, r;
6137
6138 outputs = MALLOC(gsinfo->num_outputs * sizeof(outputs[0]));
6139
6140 shader = CALLOC_STRUCT(si_shader);
6141 if (!shader)
6142 return NULL;
6143
6144 shader->selector = gs_selector;
6145 shader->is_gs_copy_shader = true;
6146
6147 si_init_shader_ctx(&ctx, sscreen, shader, tm);
6148 ctx.type = PIPE_SHADER_VERTEX;
6149
6150 create_meta_data(&ctx);
6151 create_function(&ctx);
6152 preload_ring_buffers(&ctx);
6153
6154 args[0] = ctx.gsvs_ring[0];
6155 args[1] = lp_build_mul_imm(uint,
6156 LLVMGetParam(ctx.main_fn,
6157 ctx.param_vertex_id),
6158 4);
6159 args[3] = uint->zero;
6160 args[4] = uint->one; /* OFFEN */
6161 args[5] = uint->zero; /* IDXEN */
6162 args[6] = uint->one; /* GLC */
6163 args[7] = uint->one; /* SLC */
6164 args[8] = uint->zero; /* TFE */
6165
6166 /* Fetch vertex data from GSVS ring */
6167 for (i = 0; i < gsinfo->num_outputs; ++i) {
6168 unsigned chan;
6169
6170 outputs[i].name = gsinfo->output_semantic_name[i];
6171 outputs[i].sid = gsinfo->output_semantic_index[i];
6172
6173 for (chan = 0; chan < 4; chan++) {
6174 args[2] = lp_build_const_int32(gallivm,
6175 (i * 4 + chan) *
6176 gs_selector->gs_max_out_vertices * 16 * 4);
6177
6178 outputs[i].values[chan] =
6179 LLVMBuildBitCast(gallivm->builder,
6180 lp_build_intrinsic(gallivm->builder,
6181 "llvm.SI.buffer.load.dword.i32.i32",
6182 ctx.i32, args, 9,
6183 LP_FUNC_ATTR_READONLY),
6184 ctx.f32, "");
6185 }
6186 }
6187
6188 si_llvm_export_vs(bld_base, outputs, gsinfo->num_outputs);
6189
6190 LLVMBuildRetVoid(gallivm->builder);
6191
6192 /* Dump LLVM IR before any optimization passes */
6193 if (sscreen->b.debug_flags & DBG_PREOPT_IR &&
6194 r600_can_dump_shader(&sscreen->b, PIPE_SHADER_GEOMETRY))
6195 LLVMDumpModule(bld_base->base.gallivm->module);
6196
6197 si_llvm_finalize_module(&ctx,
6198 r600_extra_shader_checks(&sscreen->b, PIPE_SHADER_GEOMETRY));
6199
6200 r = si_compile_llvm(sscreen, &ctx.shader->binary,
6201 &ctx.shader->config, ctx.tm,
6202 bld_base->base.gallivm->module,
6203 debug, PIPE_SHADER_GEOMETRY,
6204 "GS Copy Shader");
6205 if (!r) {
6206 if (r600_can_dump_shader(&sscreen->b, PIPE_SHADER_GEOMETRY))
6207 fprintf(stderr, "GS Copy Shader:\n");
6208 si_shader_dump(sscreen, ctx.shader, debug,
6209 PIPE_SHADER_GEOMETRY, stderr);
6210 r = si_shader_binary_upload(sscreen, ctx.shader);
6211 }
6212
6213 si_llvm_dispose(&ctx);
6214
6215 FREE(outputs);
6216
6217 if (r != 0) {
6218 FREE(shader);
6219 shader = NULL;
6220 }
6221 return shader;
6222 }
6223
6224 static void si_dump_shader_key(unsigned shader, union si_shader_key *key,
6225 FILE *f)
6226 {
6227 int i;
6228
6229 fprintf(f, "SHADER KEY\n");
6230
6231 switch (shader) {
6232 case PIPE_SHADER_VERTEX:
6233 fprintf(f, " instance_divisors = {");
6234 for (i = 0; i < ARRAY_SIZE(key->vs.prolog.instance_divisors); i++)
6235 fprintf(f, !i ? "%u" : ", %u",
6236 key->vs.prolog.instance_divisors[i]);
6237 fprintf(f, "}\n");
6238 fprintf(f, " as_es = %u\n", key->vs.as_es);
6239 fprintf(f, " as_ls = %u\n", key->vs.as_ls);
6240 fprintf(f, " export_prim_id = %u\n", key->vs.epilog.export_prim_id);
6241 break;
6242
6243 case PIPE_SHADER_TESS_CTRL:
6244 fprintf(f, " prim_mode = %u\n", key->tcs.epilog.prim_mode);
6245 break;
6246
6247 case PIPE_SHADER_TESS_EVAL:
6248 fprintf(f, " as_es = %u\n", key->tes.as_es);
6249 fprintf(f, " export_prim_id = %u\n", key->tes.epilog.export_prim_id);
6250 break;
6251
6252 case PIPE_SHADER_GEOMETRY:
6253 case PIPE_SHADER_COMPUTE:
6254 break;
6255
6256 case PIPE_SHADER_FRAGMENT:
6257 fprintf(f, " prolog.color_two_side = %u\n", key->ps.prolog.color_two_side);
6258 fprintf(f, " prolog.flatshade_colors = %u\n", key->ps.prolog.flatshade_colors);
6259 fprintf(f, " prolog.poly_stipple = %u\n", key->ps.prolog.poly_stipple);
6260 fprintf(f, " prolog.force_persp_sample_interp = %u\n", key->ps.prolog.force_persp_sample_interp);
6261 fprintf(f, " prolog.force_linear_sample_interp = %u\n", key->ps.prolog.force_linear_sample_interp);
6262 fprintf(f, " prolog.force_persp_center_interp = %u\n", key->ps.prolog.force_persp_center_interp);
6263 fprintf(f, " prolog.force_linear_center_interp = %u\n", key->ps.prolog.force_linear_center_interp);
6264 fprintf(f, " prolog.bc_optimize_for_persp = %u\n", key->ps.prolog.bc_optimize_for_persp);
6265 fprintf(f, " prolog.bc_optimize_for_linear = %u\n", key->ps.prolog.bc_optimize_for_linear);
6266 fprintf(f, " epilog.spi_shader_col_format = 0x%x\n", key->ps.epilog.spi_shader_col_format);
6267 fprintf(f, " epilog.color_is_int8 = 0x%X\n", key->ps.epilog.color_is_int8);
6268 fprintf(f, " epilog.last_cbuf = %u\n", key->ps.epilog.last_cbuf);
6269 fprintf(f, " epilog.alpha_func = %u\n", key->ps.epilog.alpha_func);
6270 fprintf(f, " epilog.alpha_to_one = %u\n", key->ps.epilog.alpha_to_one);
6271 fprintf(f, " epilog.poly_line_smoothing = %u\n", key->ps.epilog.poly_line_smoothing);
6272 fprintf(f, " epilog.clamp_color = %u\n", key->ps.epilog.clamp_color);
6273 break;
6274
6275 default:
6276 assert(0);
6277 }
6278 }
6279
6280 static void si_init_shader_ctx(struct si_shader_context *ctx,
6281 struct si_screen *sscreen,
6282 struct si_shader *shader,
6283 LLVMTargetMachineRef tm)
6284 {
6285 struct lp_build_tgsi_context *bld_base;
6286 struct lp_build_tgsi_action tmpl = {};
6287
6288 memset(ctx, 0, sizeof(*ctx));
6289 si_llvm_context_init(
6290 ctx, "amdgcn--",
6291 (shader && shader->selector) ? &shader->selector->info : NULL,
6292 (shader && shader->selector) ? shader->selector->tokens : NULL);
6293 si_shader_context_init_alu(&ctx->soa.bld_base);
6294 ctx->tm = tm;
6295 ctx->screen = sscreen;
6296 if (shader && shader->selector)
6297 ctx->type = shader->selector->info.processor;
6298 else
6299 ctx->type = -1;
6300 ctx->shader = shader;
6301
6302 ctx->voidt = LLVMVoidTypeInContext(ctx->gallivm.context);
6303 ctx->i1 = LLVMInt1TypeInContext(ctx->gallivm.context);
6304 ctx->i8 = LLVMInt8TypeInContext(ctx->gallivm.context);
6305 ctx->i32 = LLVMInt32TypeInContext(ctx->gallivm.context);
6306 ctx->i64 = LLVMInt64TypeInContext(ctx->gallivm.context);
6307 ctx->i128 = LLVMIntTypeInContext(ctx->gallivm.context, 128);
6308 ctx->f32 = LLVMFloatTypeInContext(ctx->gallivm.context);
6309 ctx->v16i8 = LLVMVectorType(ctx->i8, 16);
6310 ctx->v2i32 = LLVMVectorType(ctx->i32, 2);
6311 ctx->v4i32 = LLVMVectorType(ctx->i32, 4);
6312 ctx->v4f32 = LLVMVectorType(ctx->f32, 4);
6313 ctx->v8i32 = LLVMVectorType(ctx->i32, 8);
6314
6315 bld_base = &ctx->soa.bld_base;
6316 bld_base->emit_fetch_funcs[TGSI_FILE_CONSTANT] = fetch_constant;
6317
6318 bld_base->op_actions[TGSI_OPCODE_INTERP_CENTROID] = interp_action;
6319 bld_base->op_actions[TGSI_OPCODE_INTERP_SAMPLE] = interp_action;
6320 bld_base->op_actions[TGSI_OPCODE_INTERP_OFFSET] = interp_action;
6321
6322 bld_base->op_actions[TGSI_OPCODE_TEX] = tex_action;
6323 bld_base->op_actions[TGSI_OPCODE_TEX2] = tex_action;
6324 bld_base->op_actions[TGSI_OPCODE_TXB] = tex_action;
6325 bld_base->op_actions[TGSI_OPCODE_TXB2] = tex_action;
6326 bld_base->op_actions[TGSI_OPCODE_TXD] = tex_action;
6327 bld_base->op_actions[TGSI_OPCODE_TXF] = tex_action;
6328 bld_base->op_actions[TGSI_OPCODE_TXL] = tex_action;
6329 bld_base->op_actions[TGSI_OPCODE_TXL2] = tex_action;
6330 bld_base->op_actions[TGSI_OPCODE_TXP] = tex_action;
6331 bld_base->op_actions[TGSI_OPCODE_TXQ].fetch_args = txq_fetch_args;
6332 bld_base->op_actions[TGSI_OPCODE_TXQ].emit = txq_emit;
6333 bld_base->op_actions[TGSI_OPCODE_TG4] = tex_action;
6334 bld_base->op_actions[TGSI_OPCODE_LODQ] = tex_action;
6335 bld_base->op_actions[TGSI_OPCODE_TXQS].emit = si_llvm_emit_txqs;
6336
6337 bld_base->op_actions[TGSI_OPCODE_LOAD].fetch_args = load_fetch_args;
6338 bld_base->op_actions[TGSI_OPCODE_LOAD].emit = load_emit;
6339 bld_base->op_actions[TGSI_OPCODE_STORE].fetch_args = store_fetch_args;
6340 bld_base->op_actions[TGSI_OPCODE_STORE].emit = store_emit;
6341 bld_base->op_actions[TGSI_OPCODE_RESQ].fetch_args = resq_fetch_args;
6342 bld_base->op_actions[TGSI_OPCODE_RESQ].emit = resq_emit;
6343
6344 tmpl.fetch_args = atomic_fetch_args;
6345 tmpl.emit = atomic_emit;
6346 bld_base->op_actions[TGSI_OPCODE_ATOMUADD] = tmpl;
6347 bld_base->op_actions[TGSI_OPCODE_ATOMUADD].intr_name = "add";
6348 bld_base->op_actions[TGSI_OPCODE_ATOMXCHG] = tmpl;
6349 bld_base->op_actions[TGSI_OPCODE_ATOMXCHG].intr_name = "swap";
6350 bld_base->op_actions[TGSI_OPCODE_ATOMCAS] = tmpl;
6351 bld_base->op_actions[TGSI_OPCODE_ATOMCAS].intr_name = "cmpswap";
6352 bld_base->op_actions[TGSI_OPCODE_ATOMAND] = tmpl;
6353 bld_base->op_actions[TGSI_OPCODE_ATOMAND].intr_name = "and";
6354 bld_base->op_actions[TGSI_OPCODE_ATOMOR] = tmpl;
6355 bld_base->op_actions[TGSI_OPCODE_ATOMOR].intr_name = "or";
6356 bld_base->op_actions[TGSI_OPCODE_ATOMXOR] = tmpl;
6357 bld_base->op_actions[TGSI_OPCODE_ATOMXOR].intr_name = "xor";
6358 bld_base->op_actions[TGSI_OPCODE_ATOMUMIN] = tmpl;
6359 bld_base->op_actions[TGSI_OPCODE_ATOMUMIN].intr_name = "umin";
6360 bld_base->op_actions[TGSI_OPCODE_ATOMUMAX] = tmpl;
6361 bld_base->op_actions[TGSI_OPCODE_ATOMUMAX].intr_name = "umax";
6362 bld_base->op_actions[TGSI_OPCODE_ATOMIMIN] = tmpl;
6363 bld_base->op_actions[TGSI_OPCODE_ATOMIMIN].intr_name = "smin";
6364 bld_base->op_actions[TGSI_OPCODE_ATOMIMAX] = tmpl;
6365 bld_base->op_actions[TGSI_OPCODE_ATOMIMAX].intr_name = "smax";
6366
6367 bld_base->op_actions[TGSI_OPCODE_MEMBAR].emit = membar_emit;
6368
6369 bld_base->op_actions[TGSI_OPCODE_DDX].emit = si_llvm_emit_ddxy;
6370 bld_base->op_actions[TGSI_OPCODE_DDY].emit = si_llvm_emit_ddxy;
6371 bld_base->op_actions[TGSI_OPCODE_DDX_FINE].emit = si_llvm_emit_ddxy;
6372 bld_base->op_actions[TGSI_OPCODE_DDY_FINE].emit = si_llvm_emit_ddxy;
6373
6374 bld_base->op_actions[TGSI_OPCODE_EMIT].emit = si_llvm_emit_vertex;
6375 bld_base->op_actions[TGSI_OPCODE_ENDPRIM].emit = si_llvm_emit_primitive;
6376 bld_base->op_actions[TGSI_OPCODE_BARRIER].emit = si_llvm_emit_barrier;
6377 }
6378
6379 /* Return true if the PARAM export has been eliminated. */
6380 static bool si_eliminate_const_output(struct si_shader_context *ctx,
6381 LLVMValueRef inst, unsigned offset)
6382 {
6383 struct si_shader *shader = ctx->shader;
6384 unsigned num_outputs = shader->selector->info.num_outputs;
6385 unsigned i, default_val; /* SPI_PS_INPUT_CNTL_i.DEFAULT_VAL */
6386 bool is_zero[4] = {}, is_one[4] = {};
6387
6388 for (i = 0; i < 4; i++) {
6389 LLVMBool loses_info;
6390 LLVMValueRef p = LLVMGetOperand(inst, 5 + i);
6391
6392 /* It's a constant expression. Undef outputs are eliminated too. */
6393 if (LLVMIsUndef(p)) {
6394 is_zero[i] = true;
6395 is_one[i] = true;
6396 } else if (LLVMIsAConstantFP(p)) {
6397 double a = LLVMConstRealGetDouble(p, &loses_info);
6398
6399 if (a == 0)
6400 is_zero[i] = true;
6401 else if (a == 1)
6402 is_one[i] = true;
6403 else
6404 return false; /* other constant */
6405 } else
6406 return false;
6407 }
6408
6409 /* Only certain combinations of 0 and 1 can be eliminated. */
6410 if (is_zero[0] && is_zero[1] && is_zero[2])
6411 default_val = is_zero[3] ? 0 : 1;
6412 else if (is_one[0] && is_one[1] && is_one[2])
6413 default_val = is_zero[3] ? 2 : 3;
6414 else
6415 return false;
6416
6417 /* The PARAM export can be represented as DEFAULT_VAL. Kill it. */
6418 LLVMInstructionEraseFromParent(inst);
6419
6420 /* Change OFFSET to DEFAULT_VAL. */
6421 for (i = 0; i < num_outputs; i++) {
6422 if (shader->info.vs_output_param_offset[i] == offset) {
6423 shader->info.vs_output_param_offset[i] =
6424 EXP_PARAM_DEFAULT_VAL_0000 + default_val;
6425 break;
6426 }
6427 }
6428 return true;
6429 }
6430
6431 struct si_vs_exports {
6432 unsigned num;
6433 unsigned offset[SI_MAX_VS_OUTPUTS];
6434 LLVMValueRef inst[SI_MAX_VS_OUTPUTS];
6435 };
6436
6437 static void si_eliminate_const_vs_outputs(struct si_shader_context *ctx)
6438 {
6439 struct si_shader *shader = ctx->shader;
6440 struct tgsi_shader_info *info = &shader->selector->info;
6441 LLVMBasicBlockRef bb;
6442 struct si_vs_exports exports;
6443 bool removed_any = false;
6444
6445 exports.num = 0;
6446
6447 if ((ctx->type == PIPE_SHADER_VERTEX &&
6448 (shader->key.vs.as_es || shader->key.vs.as_ls)) ||
6449 (ctx->type == PIPE_SHADER_TESS_EVAL && shader->key.tes.as_es))
6450 return;
6451
6452 /* Process all LLVM instructions. */
6453 bb = LLVMGetFirstBasicBlock(ctx->main_fn);
6454 while (bb) {
6455 LLVMValueRef inst = LLVMGetFirstInstruction(bb);
6456
6457 while (inst) {
6458 LLVMValueRef cur = inst;
6459 inst = LLVMGetNextInstruction(inst);
6460
6461 if (LLVMGetInstructionOpcode(cur) != LLVMCall)
6462 continue;
6463
6464 LLVMValueRef callee = lp_get_called_value(cur);
6465
6466 if (!lp_is_function(callee))
6467 continue;
6468
6469 const char *name = LLVMGetValueName(callee);
6470 unsigned num_args = LLVMCountParams(callee);
6471
6472 /* Check if this is an export instruction. */
6473 if (num_args != 9 || strcmp(name, "llvm.SI.export"))
6474 continue;
6475
6476 LLVMValueRef arg = LLVMGetOperand(cur, 3);
6477 unsigned target = LLVMConstIntGetZExtValue(arg);
6478
6479 if (target < V_008DFC_SQ_EXP_PARAM)
6480 continue;
6481
6482 target -= V_008DFC_SQ_EXP_PARAM;
6483
6484 /* Eliminate constant value PARAM exports. */
6485 if (si_eliminate_const_output(ctx, cur, target)) {
6486 removed_any = true;
6487 } else {
6488 exports.offset[exports.num] = target;
6489 exports.inst[exports.num] = cur;
6490 exports.num++;
6491 }
6492 }
6493 bb = LLVMGetNextBasicBlock(bb);
6494 }
6495
6496 /* Remove holes in export memory due to removed PARAM exports.
6497 * This is done by renumbering all PARAM exports.
6498 */
6499 if (removed_any) {
6500 ubyte current_offset[SI_MAX_VS_OUTPUTS];
6501 unsigned new_count = 0;
6502 unsigned out, i;
6503
6504 /* Make a copy of the offsets. We need the old version while
6505 * we are modifying some of them. */
6506 assert(sizeof(current_offset) ==
6507 sizeof(shader->info.vs_output_param_offset));
6508 memcpy(current_offset, shader->info.vs_output_param_offset,
6509 sizeof(current_offset));
6510
6511 for (i = 0; i < exports.num; i++) {
6512 unsigned offset = exports.offset[i];
6513
6514 for (out = 0; out < info->num_outputs; out++) {
6515 if (current_offset[out] != offset)
6516 continue;
6517
6518 LLVMSetOperand(exports.inst[i], 3,
6519 LLVMConstInt(ctx->i32,
6520 V_008DFC_SQ_EXP_PARAM + new_count, 0));
6521 shader->info.vs_output_param_offset[out] = new_count;
6522 new_count++;
6523 break;
6524 }
6525 }
6526 shader->info.nr_param_exports = new_count;
6527 }
6528 }
6529
6530 static bool si_compile_tgsi_main(struct si_shader_context *ctx,
6531 struct si_shader *shader)
6532 {
6533 struct si_shader_selector *sel = shader->selector;
6534 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
6535
6536 switch (ctx->type) {
6537 case PIPE_SHADER_VERTEX:
6538 ctx->load_input = declare_input_vs;
6539 if (shader->key.vs.as_ls)
6540 bld_base->emit_epilogue = si_llvm_emit_ls_epilogue;
6541 else if (shader->key.vs.as_es)
6542 bld_base->emit_epilogue = si_llvm_emit_es_epilogue;
6543 else
6544 bld_base->emit_epilogue = si_llvm_emit_vs_epilogue;
6545 break;
6546 case PIPE_SHADER_TESS_CTRL:
6547 bld_base->emit_fetch_funcs[TGSI_FILE_INPUT] = fetch_input_tcs;
6548 bld_base->emit_fetch_funcs[TGSI_FILE_OUTPUT] = fetch_output_tcs;
6549 bld_base->emit_store = store_output_tcs;
6550 bld_base->emit_epilogue = si_llvm_emit_tcs_epilogue;
6551 break;
6552 case PIPE_SHADER_TESS_EVAL:
6553 bld_base->emit_fetch_funcs[TGSI_FILE_INPUT] = fetch_input_tes;
6554 if (shader->key.tes.as_es)
6555 bld_base->emit_epilogue = si_llvm_emit_es_epilogue;
6556 else
6557 bld_base->emit_epilogue = si_llvm_emit_vs_epilogue;
6558 break;
6559 case PIPE_SHADER_GEOMETRY:
6560 bld_base->emit_fetch_funcs[TGSI_FILE_INPUT] = fetch_input_gs;
6561 bld_base->emit_epilogue = si_llvm_emit_gs_epilogue;
6562 break;
6563 case PIPE_SHADER_FRAGMENT:
6564 ctx->load_input = declare_input_fs;
6565 bld_base->emit_epilogue = si_llvm_return_fs_outputs;
6566 break;
6567 case PIPE_SHADER_COMPUTE:
6568 ctx->declare_memory_region = declare_compute_memory;
6569 break;
6570 default:
6571 assert(!"Unsupported shader type");
6572 return false;
6573 }
6574
6575 create_meta_data(ctx);
6576 create_function(ctx);
6577 preload_ring_buffers(ctx);
6578
6579 if (ctx->type == PIPE_SHADER_GEOMETRY) {
6580 int i;
6581 for (i = 0; i < 4; i++) {
6582 ctx->gs_next_vertex[i] =
6583 lp_build_alloca(bld_base->base.gallivm,
6584 ctx->i32, "");
6585 }
6586 }
6587
6588 if (!lp_build_tgsi_llvm(bld_base, sel->tokens)) {
6589 fprintf(stderr, "Failed to translate shader from TGSI to LLVM\n");
6590 return false;
6591 }
6592
6593 si_llvm_build_ret(ctx, ctx->return_value);
6594 return true;
6595 }
6596
6597 /**
6598 * Compute the VS prolog key, which contains all the information needed to
6599 * build the VS prolog function, and set shader->info bits where needed.
6600 */
6601 static void si_get_vs_prolog_key(struct si_shader *shader,
6602 union si_shader_part_key *key)
6603 {
6604 struct tgsi_shader_info *info = &shader->selector->info;
6605
6606 memset(key, 0, sizeof(*key));
6607 key->vs_prolog.states = shader->key.vs.prolog;
6608 key->vs_prolog.num_input_sgprs = shader->info.num_input_sgprs;
6609 key->vs_prolog.last_input = MAX2(1, info->num_inputs) - 1;
6610
6611 /* Set the instanceID flag. */
6612 for (unsigned i = 0; i < info->num_inputs; i++)
6613 if (key->vs_prolog.states.instance_divisors[i])
6614 shader->info.uses_instanceid = true;
6615 }
6616
6617 /**
6618 * Compute the VS epilog key, which contains all the information needed to
6619 * build the VS epilog function, and set the PrimitiveID output offset.
6620 */
6621 static void si_get_vs_epilog_key(struct si_shader *shader,
6622 struct si_vs_epilog_bits *states,
6623 union si_shader_part_key *key)
6624 {
6625 memset(key, 0, sizeof(*key));
6626 key->vs_epilog.states = *states;
6627
6628 /* Set up the PrimitiveID output. */
6629 if (shader->key.vs.epilog.export_prim_id) {
6630 unsigned index = shader->selector->info.num_outputs;
6631 unsigned offset = shader->info.nr_param_exports++;
6632
6633 key->vs_epilog.prim_id_param_offset = offset;
6634 assert(index < ARRAY_SIZE(shader->info.vs_output_param_offset));
6635 shader->info.vs_output_param_offset[index] = offset;
6636 }
6637 }
6638
6639 /**
6640 * Compute the PS prolog key, which contains all the information needed to
6641 * build the PS prolog function, and set related bits in shader->config.
6642 */
6643 static void si_get_ps_prolog_key(struct si_shader *shader,
6644 union si_shader_part_key *key,
6645 bool separate_prolog)
6646 {
6647 struct tgsi_shader_info *info = &shader->selector->info;
6648
6649 memset(key, 0, sizeof(*key));
6650 key->ps_prolog.states = shader->key.ps.prolog;
6651 key->ps_prolog.colors_read = info->colors_read;
6652 key->ps_prolog.num_input_sgprs = shader->info.num_input_sgprs;
6653 key->ps_prolog.num_input_vgprs = shader->info.num_input_vgprs;
6654 key->ps_prolog.wqm = info->uses_derivatives &&
6655 (key->ps_prolog.colors_read ||
6656 key->ps_prolog.states.force_persp_sample_interp ||
6657 key->ps_prolog.states.force_linear_sample_interp ||
6658 key->ps_prolog.states.force_persp_center_interp ||
6659 key->ps_prolog.states.force_linear_center_interp ||
6660 key->ps_prolog.states.bc_optimize_for_persp ||
6661 key->ps_prolog.states.bc_optimize_for_linear);
6662
6663 if (info->colors_read) {
6664 unsigned *color = shader->selector->color_attr_index;
6665
6666 if (shader->key.ps.prolog.color_two_side) {
6667 /* BCOLORs are stored after the last input. */
6668 key->ps_prolog.num_interp_inputs = info->num_inputs;
6669 key->ps_prolog.face_vgpr_index = shader->info.face_vgpr_index;
6670 shader->config.spi_ps_input_ena |= S_0286CC_FRONT_FACE_ENA(1);
6671 }
6672
6673 for (unsigned i = 0; i < 2; i++) {
6674 unsigned interp = info->input_interpolate[color[i]];
6675 unsigned location = info->input_interpolate_loc[color[i]];
6676
6677 if (!(info->colors_read & (0xf << i*4)))
6678 continue;
6679
6680 key->ps_prolog.color_attr_index[i] = color[i];
6681
6682 if (shader->key.ps.prolog.flatshade_colors &&
6683 interp == TGSI_INTERPOLATE_COLOR)
6684 interp = TGSI_INTERPOLATE_CONSTANT;
6685
6686 switch (interp) {
6687 case TGSI_INTERPOLATE_CONSTANT:
6688 key->ps_prolog.color_interp_vgpr_index[i] = -1;
6689 break;
6690 case TGSI_INTERPOLATE_PERSPECTIVE:
6691 case TGSI_INTERPOLATE_COLOR:
6692 /* Force the interpolation location for colors here. */
6693 if (shader->key.ps.prolog.force_persp_sample_interp)
6694 location = TGSI_INTERPOLATE_LOC_SAMPLE;
6695 if (shader->key.ps.prolog.force_persp_center_interp)
6696 location = TGSI_INTERPOLATE_LOC_CENTER;
6697
6698 switch (location) {
6699 case TGSI_INTERPOLATE_LOC_SAMPLE:
6700 key->ps_prolog.color_interp_vgpr_index[i] = 0;
6701 shader->config.spi_ps_input_ena |=
6702 S_0286CC_PERSP_SAMPLE_ENA(1);
6703 break;
6704 case TGSI_INTERPOLATE_LOC_CENTER:
6705 key->ps_prolog.color_interp_vgpr_index[i] = 2;
6706 shader->config.spi_ps_input_ena |=
6707 S_0286CC_PERSP_CENTER_ENA(1);
6708 break;
6709 case TGSI_INTERPOLATE_LOC_CENTROID:
6710 key->ps_prolog.color_interp_vgpr_index[i] = 4;
6711 shader->config.spi_ps_input_ena |=
6712 S_0286CC_PERSP_CENTROID_ENA(1);
6713 break;
6714 default:
6715 assert(0);
6716 }
6717 break;
6718 case TGSI_INTERPOLATE_LINEAR:
6719 /* Force the interpolation location for colors here. */
6720 if (shader->key.ps.prolog.force_linear_sample_interp)
6721 location = TGSI_INTERPOLATE_LOC_SAMPLE;
6722 if (shader->key.ps.prolog.force_linear_center_interp)
6723 location = TGSI_INTERPOLATE_LOC_CENTER;
6724
6725 /* The VGPR assignment for non-monolithic shaders
6726 * works because InitialPSInputAddr is set on the
6727 * main shader and PERSP_PULL_MODEL is never used.
6728 */
6729 switch (location) {
6730 case TGSI_INTERPOLATE_LOC_SAMPLE:
6731 key->ps_prolog.color_interp_vgpr_index[i] =
6732 separate_prolog ? 6 : 9;
6733 shader->config.spi_ps_input_ena |=
6734 S_0286CC_LINEAR_SAMPLE_ENA(1);
6735 break;
6736 case TGSI_INTERPOLATE_LOC_CENTER:
6737 key->ps_prolog.color_interp_vgpr_index[i] =
6738 separate_prolog ? 8 : 11;
6739 shader->config.spi_ps_input_ena |=
6740 S_0286CC_LINEAR_CENTER_ENA(1);
6741 break;
6742 case TGSI_INTERPOLATE_LOC_CENTROID:
6743 key->ps_prolog.color_interp_vgpr_index[i] =
6744 separate_prolog ? 10 : 13;
6745 shader->config.spi_ps_input_ena |=
6746 S_0286CC_LINEAR_CENTROID_ENA(1);
6747 break;
6748 default:
6749 assert(0);
6750 }
6751 break;
6752 default:
6753 assert(0);
6754 }
6755 }
6756 }
6757 }
6758
6759 /**
6760 * Check whether a PS prolog is required based on the key.
6761 */
6762 static bool si_need_ps_prolog(const union si_shader_part_key *key)
6763 {
6764 return key->ps_prolog.colors_read ||
6765 key->ps_prolog.states.force_persp_sample_interp ||
6766 key->ps_prolog.states.force_linear_sample_interp ||
6767 key->ps_prolog.states.force_persp_center_interp ||
6768 key->ps_prolog.states.force_linear_center_interp ||
6769 key->ps_prolog.states.bc_optimize_for_persp ||
6770 key->ps_prolog.states.bc_optimize_for_linear ||
6771 key->ps_prolog.states.poly_stipple;
6772 }
6773
6774 /**
6775 * Compute the PS epilog key, which contains all the information needed to
6776 * build the PS epilog function.
6777 */
6778 static void si_get_ps_epilog_key(struct si_shader *shader,
6779 union si_shader_part_key *key)
6780 {
6781 struct tgsi_shader_info *info = &shader->selector->info;
6782 memset(key, 0, sizeof(*key));
6783 key->ps_epilog.colors_written = info->colors_written;
6784 key->ps_epilog.writes_z = info->writes_z;
6785 key->ps_epilog.writes_stencil = info->writes_stencil;
6786 key->ps_epilog.writes_samplemask = info->writes_samplemask;
6787 key->ps_epilog.states = shader->key.ps.epilog;
6788 }
6789
6790 /**
6791 * Build the GS prolog function. Rotate the input vertices for triangle strips
6792 * with adjacency.
6793 */
6794 static void si_build_gs_prolog_function(struct si_shader_context *ctx,
6795 union si_shader_part_key *key)
6796 {
6797 const unsigned num_sgprs = SI_GS_NUM_USER_SGPR + 2;
6798 const unsigned num_vgprs = 8;
6799 struct gallivm_state *gallivm = &ctx->gallivm;
6800 LLVMBuilderRef builder = gallivm->builder;
6801 LLVMTypeRef params[32];
6802 LLVMTypeRef returns[32];
6803 LLVMValueRef func, ret;
6804
6805 for (unsigned i = 0; i < num_sgprs; ++i) {
6806 params[i] = ctx->i32;
6807 returns[i] = ctx->i32;
6808 }
6809
6810 for (unsigned i = 0; i < num_vgprs; ++i) {
6811 params[num_sgprs + i] = ctx->i32;
6812 returns[num_sgprs + i] = ctx->f32;
6813 }
6814
6815 /* Create the function. */
6816 si_create_function(ctx, "gs_prolog", returns, num_sgprs + num_vgprs,
6817 params, num_sgprs + num_vgprs, num_sgprs - 1);
6818 func = ctx->main_fn;
6819
6820 /* Copy inputs to outputs. This should be no-op, as the registers match,
6821 * but it will prevent the compiler from overwriting them unintentionally.
6822 */
6823 ret = ctx->return_value;
6824 for (unsigned i = 0; i < num_sgprs; i++) {
6825 LLVMValueRef p = LLVMGetParam(func, i);
6826 ret = LLVMBuildInsertValue(builder, ret, p, i, "");
6827 }
6828 for (unsigned i = 0; i < num_vgprs; i++) {
6829 LLVMValueRef p = LLVMGetParam(func, num_sgprs + i);
6830 p = LLVMBuildBitCast(builder, p, ctx->f32, "");
6831 ret = LLVMBuildInsertValue(builder, ret, p, num_sgprs + i, "");
6832 }
6833
6834 if (key->gs_prolog.states.tri_strip_adj_fix) {
6835 /* Remap the input vertices for every other primitive. */
6836 const unsigned vtx_params[6] = {
6837 num_sgprs,
6838 num_sgprs + 1,
6839 num_sgprs + 3,
6840 num_sgprs + 4,
6841 num_sgprs + 5,
6842 num_sgprs + 6
6843 };
6844 LLVMValueRef prim_id, rotate;
6845
6846 prim_id = LLVMGetParam(func, num_sgprs + 2);
6847 rotate = LLVMBuildTrunc(builder, prim_id, ctx->i1, "");
6848
6849 for (unsigned i = 0; i < 6; ++i) {
6850 LLVMValueRef base, rotated, actual;
6851 base = LLVMGetParam(func, vtx_params[i]);
6852 rotated = LLVMGetParam(func, vtx_params[(i + 4) % 6]);
6853 actual = LLVMBuildSelect(builder, rotate, rotated, base, "");
6854 actual = LLVMBuildBitCast(builder, actual, ctx->f32, "");
6855 ret = LLVMBuildInsertValue(builder, ret, actual, vtx_params[i], "");
6856 }
6857 }
6858
6859 LLVMBuildRet(builder, ret);
6860 }
6861
6862 /**
6863 * Given a list of shader part functions, build a wrapper function that
6864 * runs them in sequence to form a monolithic shader.
6865 */
6866 static void si_build_wrapper_function(struct si_shader_context *ctx,
6867 LLVMValueRef *parts,
6868 unsigned num_parts,
6869 unsigned main_part)
6870 {
6871 struct gallivm_state *gallivm = &ctx->gallivm;
6872 LLVMBuilderRef builder = ctx->gallivm.builder;
6873 /* PS epilog has one arg per color component */
6874 LLVMTypeRef param_types[48];
6875 LLVMValueRef out[48];
6876 LLVMTypeRef function_type;
6877 unsigned num_params;
6878 unsigned num_out;
6879 MAYBE_UNUSED unsigned num_out_sgpr; /* used in debug checks */
6880 unsigned num_sgprs, num_vgprs;
6881 unsigned last_sgpr_param;
6882 unsigned gprs;
6883
6884 for (unsigned i = 0; i < num_parts; ++i) {
6885 lp_add_function_attr(parts[i], -1, LP_FUNC_ATTR_ALWAYSINLINE);
6886 LLVMSetLinkage(parts[i], LLVMPrivateLinkage);
6887 }
6888
6889 /* The parameters of the wrapper function correspond to those of the
6890 * first part in terms of SGPRs and VGPRs, but we use the types of the
6891 * main part to get the right types. This is relevant for the
6892 * dereferenceable attribute on descriptor table pointers.
6893 */
6894 num_sgprs = 0;
6895 num_vgprs = 0;
6896
6897 function_type = LLVMGetElementType(LLVMTypeOf(parts[0]));
6898 num_params = LLVMCountParamTypes(function_type);
6899
6900 for (unsigned i = 0; i < num_params; ++i) {
6901 LLVMValueRef param = LLVMGetParam(parts[0], i);
6902
6903 if (ac_is_sgpr_param(param)) {
6904 assert(num_vgprs == 0);
6905 num_sgprs += llvm_get_type_size(LLVMTypeOf(param)) / 4;
6906 } else {
6907 num_vgprs += llvm_get_type_size(LLVMTypeOf(param)) / 4;
6908 }
6909 }
6910 assert(num_vgprs + num_sgprs <= ARRAY_SIZE(param_types));
6911
6912 num_params = 0;
6913 last_sgpr_param = 0;
6914 gprs = 0;
6915 while (gprs < num_sgprs + num_vgprs) {
6916 LLVMValueRef param = LLVMGetParam(parts[main_part], num_params);
6917 unsigned size;
6918
6919 param_types[num_params] = LLVMTypeOf(param);
6920 if (gprs < num_sgprs)
6921 last_sgpr_param = num_params;
6922 size = llvm_get_type_size(param_types[num_params]) / 4;
6923 num_params++;
6924
6925 assert(ac_is_sgpr_param(param) == (gprs < num_sgprs));
6926 assert(gprs + size <= num_sgprs + num_vgprs &&
6927 (gprs >= num_sgprs || gprs + size <= num_sgprs));
6928
6929 gprs += size;
6930 }
6931
6932 si_create_function(ctx, "wrapper", NULL, 0, param_types, num_params, last_sgpr_param);
6933
6934 /* Record the arguments of the function as if they were an output of
6935 * a previous part.
6936 */
6937 num_out = 0;
6938 num_out_sgpr = 0;
6939
6940 for (unsigned i = 0; i < num_params; ++i) {
6941 LLVMValueRef param = LLVMGetParam(ctx->main_fn, i);
6942 LLVMTypeRef param_type = LLVMTypeOf(param);
6943 LLVMTypeRef out_type = i <= last_sgpr_param ? ctx->i32 : ctx->f32;
6944 unsigned size = llvm_get_type_size(param_type) / 4;
6945
6946 if (size == 1) {
6947 if (param_type != out_type)
6948 param = LLVMBuildBitCast(builder, param, out_type, "");
6949 out[num_out++] = param;
6950 } else {
6951 LLVMTypeRef vector_type = LLVMVectorType(out_type, size);
6952
6953 if (LLVMGetTypeKind(param_type) == LLVMPointerTypeKind) {
6954 param = LLVMBuildPtrToInt(builder, param, ctx->i64, "");
6955 param_type = ctx->i64;
6956 }
6957
6958 if (param_type != vector_type)
6959 param = LLVMBuildBitCast(builder, param, vector_type, "");
6960
6961 for (unsigned j = 0; j < size; ++j)
6962 out[num_out++] = LLVMBuildExtractElement(
6963 builder, param, LLVMConstInt(ctx->i32, j, 0), "");
6964 }
6965
6966 if (i <= last_sgpr_param)
6967 num_out_sgpr = num_out;
6968 }
6969
6970 /* Now chain the parts. */
6971 for (unsigned part = 0; part < num_parts; ++part) {
6972 LLVMValueRef in[48];
6973 LLVMValueRef ret;
6974 LLVMTypeRef ret_type;
6975 unsigned out_idx = 0;
6976
6977 num_params = LLVMCountParams(parts[part]);
6978 assert(num_params <= ARRAY_SIZE(param_types));
6979
6980 /* Derive arguments for the next part from outputs of the
6981 * previous one.
6982 */
6983 for (unsigned param_idx = 0; param_idx < num_params; ++param_idx) {
6984 LLVMValueRef param;
6985 LLVMTypeRef param_type;
6986 bool is_sgpr;
6987 unsigned param_size;
6988 LLVMValueRef arg = NULL;
6989
6990 param = LLVMGetParam(parts[part], param_idx);
6991 param_type = LLVMTypeOf(param);
6992 param_size = llvm_get_type_size(param_type) / 4;
6993 is_sgpr = ac_is_sgpr_param(param);
6994
6995 if (is_sgpr) {
6996 #if HAVE_LLVM < 0x0400
6997 LLVMRemoveAttribute(param, LLVMByValAttribute);
6998 #else
6999 unsigned kind_id = LLVMGetEnumAttributeKindForName("byval", 5);
7000 LLVMRemoveEnumAttributeAtIndex(parts[part], param_idx + 1, kind_id);
7001 #endif
7002 lp_add_function_attr(parts[part], param_idx + 1, LP_FUNC_ATTR_INREG);
7003 }
7004
7005 assert(out_idx + param_size <= (is_sgpr ? num_out_sgpr : num_out));
7006 assert(is_sgpr || out_idx >= num_out_sgpr);
7007
7008 if (param_size == 1)
7009 arg = out[out_idx];
7010 else
7011 arg = lp_build_gather_values(gallivm, &out[out_idx], param_size);
7012
7013 if (LLVMTypeOf(arg) != param_type) {
7014 if (LLVMGetTypeKind(param_type) == LLVMPointerTypeKind) {
7015 arg = LLVMBuildBitCast(builder, arg, ctx->i64, "");
7016 arg = LLVMBuildIntToPtr(builder, arg, param_type, "");
7017 } else {
7018 arg = LLVMBuildBitCast(builder, arg, param_type, "");
7019 }
7020 }
7021
7022 in[param_idx] = arg;
7023 out_idx += param_size;
7024 }
7025
7026 ret = LLVMBuildCall(builder, parts[part], in, num_params, "");
7027 ret_type = LLVMTypeOf(ret);
7028
7029 /* Extract the returned GPRs. */
7030 num_out = 0;
7031 num_out_sgpr = 0;
7032
7033 if (LLVMGetTypeKind(ret_type) != LLVMVoidTypeKind) {
7034 assert(LLVMGetTypeKind(ret_type) == LLVMStructTypeKind);
7035
7036 unsigned ret_size = LLVMCountStructElementTypes(ret_type);
7037
7038 for (unsigned i = 0; i < ret_size; ++i) {
7039 LLVMValueRef val =
7040 LLVMBuildExtractValue(builder, ret, i, "");
7041
7042 out[num_out++] = val;
7043
7044 if (LLVMTypeOf(val) == ctx->i32) {
7045 assert(num_out_sgpr + 1 == num_out);
7046 num_out_sgpr = num_out;
7047 }
7048 }
7049 }
7050 }
7051
7052 LLVMBuildRetVoid(builder);
7053 }
7054
7055 int si_compile_tgsi_shader(struct si_screen *sscreen,
7056 LLVMTargetMachineRef tm,
7057 struct si_shader *shader,
7058 bool is_monolithic,
7059 struct pipe_debug_callback *debug)
7060 {
7061 struct si_shader_selector *sel = shader->selector;
7062 struct si_shader_context ctx;
7063 struct lp_build_tgsi_context *bld_base;
7064 LLVMModuleRef mod;
7065 int r = -1;
7066
7067 /* Dump TGSI code before doing TGSI->LLVM conversion in case the
7068 * conversion fails. */
7069 if (r600_can_dump_shader(&sscreen->b, sel->info.processor) &&
7070 !(sscreen->b.debug_flags & DBG_NO_TGSI)) {
7071 tgsi_dump(sel->tokens, 0);
7072 si_dump_streamout(&sel->so);
7073 }
7074
7075 si_init_shader_ctx(&ctx, sscreen, shader, tm);
7076 ctx.separate_prolog = !is_monolithic;
7077
7078 memset(shader->info.vs_output_param_offset, 0xff,
7079 sizeof(shader->info.vs_output_param_offset));
7080
7081 shader->info.uses_instanceid = sel->info.uses_instanceid;
7082
7083 bld_base = &ctx.soa.bld_base;
7084 ctx.load_system_value = declare_system_value;
7085
7086 if (!si_compile_tgsi_main(&ctx, shader)) {
7087 si_llvm_dispose(&ctx);
7088 return -1;
7089 }
7090
7091 if (is_monolithic && ctx.type == PIPE_SHADER_VERTEX) {
7092 LLVMValueRef parts[3];
7093 bool need_prolog;
7094 bool need_epilog;
7095
7096 need_prolog = sel->info.num_inputs;
7097 need_epilog = !shader->key.vs.as_es && !shader->key.vs.as_ls;
7098
7099 parts[need_prolog ? 1 : 0] = ctx.main_fn;
7100
7101 if (need_prolog) {
7102 union si_shader_part_key prolog_key;
7103 si_get_vs_prolog_key(shader, &prolog_key);
7104 si_build_vs_prolog_function(&ctx, &prolog_key);
7105 parts[0] = ctx.main_fn;
7106 }
7107
7108 if (need_epilog) {
7109 union si_shader_part_key epilog_key;
7110 si_get_vs_epilog_key(shader, &shader->key.vs.epilog, &epilog_key);
7111 si_build_vs_epilog_function(&ctx, &epilog_key);
7112 parts[need_prolog ? 2 : 1] = ctx.main_fn;
7113 }
7114
7115 si_build_wrapper_function(&ctx, parts, 1 + need_prolog + need_epilog,
7116 need_prolog ? 1 : 0);
7117 } else if (is_monolithic && ctx.type == PIPE_SHADER_TESS_CTRL) {
7118 LLVMValueRef parts[2];
7119 union si_shader_part_key epilog_key;
7120
7121 parts[0] = ctx.main_fn;
7122
7123 memset(&epilog_key, 0, sizeof(epilog_key));
7124 epilog_key.tcs_epilog.states = shader->key.tcs.epilog;
7125 si_build_tcs_epilog_function(&ctx, &epilog_key);
7126 parts[1] = ctx.main_fn;
7127
7128 si_build_wrapper_function(&ctx, parts, 2, 0);
7129 } else if (is_monolithic && ctx.type == PIPE_SHADER_TESS_EVAL &&
7130 !shader->key.tes.as_es) {
7131 LLVMValueRef parts[2];
7132 union si_shader_part_key epilog_key;
7133
7134 parts[0] = ctx.main_fn;
7135
7136 si_get_vs_epilog_key(shader, &shader->key.tes.epilog, &epilog_key);
7137 si_build_vs_epilog_function(&ctx, &epilog_key);
7138 parts[1] = ctx.main_fn;
7139
7140 si_build_wrapper_function(&ctx, parts, 2, 0);
7141 } else if (is_monolithic && ctx.type == PIPE_SHADER_GEOMETRY) {
7142 LLVMValueRef parts[2];
7143 union si_shader_part_key prolog_key;
7144
7145 parts[1] = ctx.main_fn;
7146
7147 memset(&prolog_key, 0, sizeof(prolog_key));
7148 prolog_key.gs_prolog.states = shader->key.gs.prolog;
7149 si_build_gs_prolog_function(&ctx, &prolog_key);
7150 parts[0] = ctx.main_fn;
7151
7152 si_build_wrapper_function(&ctx, parts, 2, 1);
7153 } else if (is_monolithic && ctx.type == PIPE_SHADER_FRAGMENT) {
7154 LLVMValueRef parts[3];
7155 union si_shader_part_key prolog_key;
7156 union si_shader_part_key epilog_key;
7157 bool need_prolog;
7158
7159 si_get_ps_prolog_key(shader, &prolog_key, false);
7160 need_prolog = si_need_ps_prolog(&prolog_key);
7161
7162 parts[need_prolog ? 1 : 0] = ctx.main_fn;
7163
7164 if (need_prolog) {
7165 si_build_ps_prolog_function(&ctx, &prolog_key);
7166 parts[0] = ctx.main_fn;
7167 }
7168
7169 si_get_ps_epilog_key(shader, &epilog_key);
7170 si_build_ps_epilog_function(&ctx, &epilog_key);
7171 parts[need_prolog ? 2 : 1] = ctx.main_fn;
7172
7173 si_build_wrapper_function(&ctx, parts, need_prolog ? 3 : 2, need_prolog ? 1 : 0);
7174 }
7175
7176 mod = bld_base->base.gallivm->module;
7177
7178 /* Dump LLVM IR before any optimization passes */
7179 if (sscreen->b.debug_flags & DBG_PREOPT_IR &&
7180 r600_can_dump_shader(&sscreen->b, ctx.type))
7181 LLVMDumpModule(mod);
7182
7183 si_llvm_finalize_module(&ctx,
7184 r600_extra_shader_checks(&sscreen->b, ctx.type));
7185
7186 /* Post-optimization transformations. */
7187 si_eliminate_const_vs_outputs(&ctx);
7188
7189 /* Compile to bytecode. */
7190 r = si_compile_llvm(sscreen, &shader->binary, &shader->config, tm,
7191 mod, debug, ctx.type, "TGSI shader");
7192 si_llvm_dispose(&ctx);
7193 if (r) {
7194 fprintf(stderr, "LLVM failed to compile shader\n");
7195 return r;
7196 }
7197
7198 /* Validate SGPR and VGPR usage for compute to detect compiler bugs.
7199 * LLVM 3.9svn has this bug.
7200 */
7201 if (sel->type == PIPE_SHADER_COMPUTE) {
7202 unsigned *props = sel->info.properties;
7203 unsigned wave_size = 64;
7204 unsigned max_vgprs = 256;
7205 unsigned max_sgprs = sscreen->b.chip_class >= VI ? 800 : 512;
7206 unsigned max_sgprs_per_wave = 128;
7207 unsigned max_block_threads;
7208
7209 if (props[TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH])
7210 max_block_threads = props[TGSI_PROPERTY_CS_FIXED_BLOCK_WIDTH] *
7211 props[TGSI_PROPERTY_CS_FIXED_BLOCK_HEIGHT] *
7212 props[TGSI_PROPERTY_CS_FIXED_BLOCK_DEPTH];
7213 else
7214 max_block_threads = SI_MAX_VARIABLE_THREADS_PER_BLOCK;
7215
7216 unsigned min_waves_per_cu = DIV_ROUND_UP(max_block_threads, wave_size);
7217 unsigned min_waves_per_simd = DIV_ROUND_UP(min_waves_per_cu, 4);
7218
7219 max_vgprs = max_vgprs / min_waves_per_simd;
7220 max_sgprs = MIN2(max_sgprs / min_waves_per_simd, max_sgprs_per_wave);
7221
7222 if (shader->config.num_sgprs > max_sgprs ||
7223 shader->config.num_vgprs > max_vgprs) {
7224 fprintf(stderr, "LLVM failed to compile a shader correctly: "
7225 "SGPR:VGPR usage is %u:%u, but the hw limit is %u:%u\n",
7226 shader->config.num_sgprs, shader->config.num_vgprs,
7227 max_sgprs, max_vgprs);
7228
7229 /* Just terminate the process, because dependent
7230 * shaders can hang due to bad input data, but use
7231 * the env var to allow shader-db to work.
7232 */
7233 if (!debug_get_bool_option("SI_PASS_BAD_SHADERS", false))
7234 abort();
7235 }
7236 }
7237
7238 /* Add the scratch offset to input SGPRs. */
7239 if (shader->config.scratch_bytes_per_wave)
7240 shader->info.num_input_sgprs += 1; /* scratch byte offset */
7241
7242 /* Calculate the number of fragment input VGPRs. */
7243 if (ctx.type == PIPE_SHADER_FRAGMENT) {
7244 shader->info.num_input_vgprs = 0;
7245 shader->info.face_vgpr_index = -1;
7246
7247 if (G_0286CC_PERSP_SAMPLE_ENA(shader->config.spi_ps_input_addr))
7248 shader->info.num_input_vgprs += 2;
7249 if (G_0286CC_PERSP_CENTER_ENA(shader->config.spi_ps_input_addr))
7250 shader->info.num_input_vgprs += 2;
7251 if (G_0286CC_PERSP_CENTROID_ENA(shader->config.spi_ps_input_addr))
7252 shader->info.num_input_vgprs += 2;
7253 if (G_0286CC_PERSP_PULL_MODEL_ENA(shader->config.spi_ps_input_addr))
7254 shader->info.num_input_vgprs += 3;
7255 if (G_0286CC_LINEAR_SAMPLE_ENA(shader->config.spi_ps_input_addr))
7256 shader->info.num_input_vgprs += 2;
7257 if (G_0286CC_LINEAR_CENTER_ENA(shader->config.spi_ps_input_addr))
7258 shader->info.num_input_vgprs += 2;
7259 if (G_0286CC_LINEAR_CENTROID_ENA(shader->config.spi_ps_input_addr))
7260 shader->info.num_input_vgprs += 2;
7261 if (G_0286CC_LINE_STIPPLE_TEX_ENA(shader->config.spi_ps_input_addr))
7262 shader->info.num_input_vgprs += 1;
7263 if (G_0286CC_POS_X_FLOAT_ENA(shader->config.spi_ps_input_addr))
7264 shader->info.num_input_vgprs += 1;
7265 if (G_0286CC_POS_Y_FLOAT_ENA(shader->config.spi_ps_input_addr))
7266 shader->info.num_input_vgprs += 1;
7267 if (G_0286CC_POS_Z_FLOAT_ENA(shader->config.spi_ps_input_addr))
7268 shader->info.num_input_vgprs += 1;
7269 if (G_0286CC_POS_W_FLOAT_ENA(shader->config.spi_ps_input_addr))
7270 shader->info.num_input_vgprs += 1;
7271 if (G_0286CC_FRONT_FACE_ENA(shader->config.spi_ps_input_addr)) {
7272 shader->info.face_vgpr_index = shader->info.num_input_vgprs;
7273 shader->info.num_input_vgprs += 1;
7274 }
7275 if (G_0286CC_ANCILLARY_ENA(shader->config.spi_ps_input_addr))
7276 shader->info.num_input_vgprs += 1;
7277 if (G_0286CC_SAMPLE_COVERAGE_ENA(shader->config.spi_ps_input_addr))
7278 shader->info.num_input_vgprs += 1;
7279 if (G_0286CC_POS_FIXED_PT_ENA(shader->config.spi_ps_input_addr))
7280 shader->info.num_input_vgprs += 1;
7281 }
7282
7283 return 0;
7284 }
7285
7286 /**
7287 * Create, compile and return a shader part (prolog or epilog).
7288 *
7289 * \param sscreen screen
7290 * \param list list of shader parts of the same category
7291 * \param type shader type
7292 * \param key shader part key
7293 * \param prolog whether the part being requested is a prolog
7294 * \param tm LLVM target machine
7295 * \param debug debug callback
7296 * \param build the callback responsible for building the main function
7297 * \return non-NULL on success
7298 */
7299 static struct si_shader_part *
7300 si_get_shader_part(struct si_screen *sscreen,
7301 struct si_shader_part **list,
7302 enum pipe_shader_type type,
7303 bool prolog,
7304 union si_shader_part_key *key,
7305 LLVMTargetMachineRef tm,
7306 struct pipe_debug_callback *debug,
7307 void (*build)(struct si_shader_context *,
7308 union si_shader_part_key *),
7309 const char *name)
7310 {
7311 struct si_shader_part *result;
7312
7313 pipe_mutex_lock(sscreen->shader_parts_mutex);
7314
7315 /* Find existing. */
7316 for (result = *list; result; result = result->next) {
7317 if (memcmp(&result->key, key, sizeof(*key)) == 0) {
7318 pipe_mutex_unlock(sscreen->shader_parts_mutex);
7319 return result;
7320 }
7321 }
7322
7323 /* Compile a new one. */
7324 result = CALLOC_STRUCT(si_shader_part);
7325 result->key = *key;
7326
7327 struct si_shader shader = {};
7328 struct si_shader_context ctx;
7329 struct gallivm_state *gallivm = &ctx.gallivm;
7330
7331 si_init_shader_ctx(&ctx, sscreen, &shader, tm);
7332 ctx.type = type;
7333
7334 switch (type) {
7335 case PIPE_SHADER_VERTEX:
7336 break;
7337 case PIPE_SHADER_TESS_CTRL:
7338 assert(!prolog);
7339 shader.key.tcs.epilog = key->tcs_epilog.states;
7340 break;
7341 case PIPE_SHADER_GEOMETRY:
7342 assert(prolog);
7343 break;
7344 case PIPE_SHADER_FRAGMENT:
7345 if (prolog)
7346 shader.key.ps.prolog = key->ps_prolog.states;
7347 else
7348 shader.key.ps.epilog = key->ps_epilog.states;
7349 break;
7350 default:
7351 unreachable("bad shader part");
7352 }
7353
7354 build(&ctx, key);
7355
7356 /* Compile. */
7357 si_llvm_finalize_module(&ctx,
7358 r600_extra_shader_checks(&sscreen->b, PIPE_SHADER_FRAGMENT));
7359
7360 if (si_compile_llvm(sscreen, &result->binary, &result->config, tm,
7361 gallivm->module, debug, ctx.type, name)) {
7362 FREE(result);
7363 result = NULL;
7364 goto out;
7365 }
7366
7367 result->next = *list;
7368 *list = result;
7369
7370 out:
7371 si_llvm_dispose(&ctx);
7372 pipe_mutex_unlock(sscreen->shader_parts_mutex);
7373 return result;
7374 }
7375
7376 /**
7377 * Build the vertex shader prolog function.
7378 *
7379 * The inputs are the same as VS (a lot of SGPRs and 4 VGPR system values).
7380 * All inputs are returned unmodified. The vertex load indices are
7381 * stored after them, which will be used by the API VS for fetching inputs.
7382 *
7383 * For example, the expected outputs for instance_divisors[] = {0, 1, 2} are:
7384 * input_v0,
7385 * input_v1,
7386 * input_v2,
7387 * input_v3,
7388 * (VertexID + BaseVertex),
7389 * (InstanceID + StartInstance),
7390 * (InstanceID / 2 + StartInstance)
7391 */
7392 static void si_build_vs_prolog_function(struct si_shader_context *ctx,
7393 union si_shader_part_key *key)
7394 {
7395 struct gallivm_state *gallivm = &ctx->gallivm;
7396 LLVMTypeRef *params, *returns;
7397 LLVMValueRef ret, func;
7398 int last_sgpr, num_params, num_returns, i;
7399
7400 ctx->param_vertex_id = key->vs_prolog.num_input_sgprs;
7401 ctx->param_instance_id = key->vs_prolog.num_input_sgprs + 3;
7402
7403 /* 4 preloaded VGPRs + vertex load indices as prolog outputs */
7404 params = alloca((key->vs_prolog.num_input_sgprs + 4) *
7405 sizeof(LLVMTypeRef));
7406 returns = alloca((key->vs_prolog.num_input_sgprs + 4 +
7407 key->vs_prolog.last_input + 1) *
7408 sizeof(LLVMTypeRef));
7409 num_params = 0;
7410 num_returns = 0;
7411
7412 /* Declare input and output SGPRs. */
7413 num_params = 0;
7414 for (i = 0; i < key->vs_prolog.num_input_sgprs; i++) {
7415 params[num_params++] = ctx->i32;
7416 returns[num_returns++] = ctx->i32;
7417 }
7418 last_sgpr = num_params - 1;
7419
7420 /* 4 preloaded VGPRs (outputs must be floats) */
7421 for (i = 0; i < 4; i++) {
7422 params[num_params++] = ctx->i32;
7423 returns[num_returns++] = ctx->f32;
7424 }
7425
7426 /* Vertex load indices. */
7427 for (i = 0; i <= key->vs_prolog.last_input; i++)
7428 returns[num_returns++] = ctx->f32;
7429
7430 /* Create the function. */
7431 si_create_function(ctx, "vs_prolog", returns, num_returns, params,
7432 num_params, last_sgpr);
7433 func = ctx->main_fn;
7434
7435 /* Copy inputs to outputs. This should be no-op, as the registers match,
7436 * but it will prevent the compiler from overwriting them unintentionally.
7437 */
7438 ret = ctx->return_value;
7439 for (i = 0; i < key->vs_prolog.num_input_sgprs; i++) {
7440 LLVMValueRef p = LLVMGetParam(func, i);
7441 ret = LLVMBuildInsertValue(gallivm->builder, ret, p, i, "");
7442 }
7443 for (i = num_params - 4; i < num_params; i++) {
7444 LLVMValueRef p = LLVMGetParam(func, i);
7445 p = LLVMBuildBitCast(gallivm->builder, p, ctx->f32, "");
7446 ret = LLVMBuildInsertValue(gallivm->builder, ret, p, i, "");
7447 }
7448
7449 /* Compute vertex load indices from instance divisors. */
7450 for (i = 0; i <= key->vs_prolog.last_input; i++) {
7451 unsigned divisor = key->vs_prolog.states.instance_divisors[i];
7452 LLVMValueRef index;
7453
7454 if (divisor) {
7455 /* InstanceID / Divisor + StartInstance */
7456 index = get_instance_index_for_fetch(ctx,
7457 SI_SGPR_START_INSTANCE,
7458 divisor);
7459 } else {
7460 /* VertexID + BaseVertex */
7461 index = LLVMBuildAdd(gallivm->builder,
7462 LLVMGetParam(func, ctx->param_vertex_id),
7463 LLVMGetParam(func, SI_SGPR_BASE_VERTEX), "");
7464 }
7465
7466 index = LLVMBuildBitCast(gallivm->builder, index, ctx->f32, "");
7467 ret = LLVMBuildInsertValue(gallivm->builder, ret, index,
7468 num_params++, "");
7469 }
7470
7471 si_llvm_build_ret(ctx, ret);
7472 }
7473
7474 /**
7475 * Build the vertex shader epilog function. This is also used by the tessellation
7476 * evaluation shader compiled as VS.
7477 *
7478 * The input is PrimitiveID.
7479 *
7480 * If PrimitiveID is required by the pixel shader, export it.
7481 * Otherwise, do nothing.
7482 */
7483 static void si_build_vs_epilog_function(struct si_shader_context *ctx,
7484 union si_shader_part_key *key)
7485 {
7486 struct gallivm_state *gallivm = &ctx->gallivm;
7487 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
7488 LLVMTypeRef params[5];
7489 int num_params, i;
7490
7491 /* Declare input VGPRs. */
7492 num_params = key->vs_epilog.states.export_prim_id ?
7493 (VS_EPILOG_PRIMID_LOC + 1) : 0;
7494 assert(num_params <= ARRAY_SIZE(params));
7495
7496 for (i = 0; i < num_params; i++)
7497 params[i] = ctx->f32;
7498
7499 /* Create the function. */
7500 si_create_function(ctx, "vs_epilog", NULL, 0, params, num_params, -1);
7501
7502 /* Emit exports. */
7503 if (key->vs_epilog.states.export_prim_id) {
7504 struct lp_build_context *base = &bld_base->base;
7505 struct lp_build_context *uint = &bld_base->uint_bld;
7506 LLVMValueRef args[9];
7507
7508 args[0] = lp_build_const_int32(base->gallivm, 0x0); /* enabled channels */
7509 args[1] = uint->zero; /* whether the EXEC mask is valid */
7510 args[2] = uint->zero; /* DONE bit */
7511 args[3] = lp_build_const_int32(base->gallivm, V_008DFC_SQ_EXP_PARAM +
7512 key->vs_epilog.prim_id_param_offset);
7513 args[4] = uint->zero; /* COMPR flag (0 = 32-bit export) */
7514 args[5] = LLVMGetParam(ctx->main_fn,
7515 VS_EPILOG_PRIMID_LOC); /* X */
7516 args[6] = base->undef; /* Y */
7517 args[7] = base->undef; /* Z */
7518 args[8] = base->undef; /* W */
7519
7520 lp_build_intrinsic(base->gallivm->builder, "llvm.SI.export",
7521 LLVMVoidTypeInContext(base->gallivm->context),
7522 args, 9, 0);
7523 }
7524
7525 LLVMBuildRetVoid(gallivm->builder);
7526 }
7527
7528 /**
7529 * Create & compile a vertex shader epilog. This a helper used by VS and TES.
7530 */
7531 static bool si_get_vs_epilog(struct si_screen *sscreen,
7532 LLVMTargetMachineRef tm,
7533 struct si_shader *shader,
7534 struct pipe_debug_callback *debug,
7535 struct si_vs_epilog_bits *states)
7536 {
7537 union si_shader_part_key epilog_key;
7538
7539 si_get_vs_epilog_key(shader, states, &epilog_key);
7540
7541 shader->epilog = si_get_shader_part(sscreen, &sscreen->vs_epilogs,
7542 PIPE_SHADER_VERTEX, true,
7543 &epilog_key, tm, debug,
7544 si_build_vs_epilog_function,
7545 "Vertex Shader Epilog");
7546 return shader->epilog != NULL;
7547 }
7548
7549 /**
7550 * Select and compile (or reuse) vertex shader parts (prolog & epilog).
7551 */
7552 static bool si_shader_select_vs_parts(struct si_screen *sscreen,
7553 LLVMTargetMachineRef tm,
7554 struct si_shader *shader,
7555 struct pipe_debug_callback *debug)
7556 {
7557 struct tgsi_shader_info *info = &shader->selector->info;
7558 union si_shader_part_key prolog_key;
7559
7560 /* Get the prolog. */
7561 si_get_vs_prolog_key(shader, &prolog_key);
7562
7563 /* The prolog is a no-op if there are no inputs. */
7564 if (info->num_inputs) {
7565 shader->prolog =
7566 si_get_shader_part(sscreen, &sscreen->vs_prologs,
7567 PIPE_SHADER_VERTEX, true,
7568 &prolog_key, tm, debug,
7569 si_build_vs_prolog_function,
7570 "Vertex Shader Prolog");
7571 if (!shader->prolog)
7572 return false;
7573 }
7574
7575 /* Get the epilog. */
7576 if (!shader->key.vs.as_es && !shader->key.vs.as_ls &&
7577 !si_get_vs_epilog(sscreen, tm, shader, debug,
7578 &shader->key.vs.epilog))
7579 return false;
7580
7581 return true;
7582 }
7583
7584 /**
7585 * Select and compile (or reuse) TES parts (epilog).
7586 */
7587 static bool si_shader_select_tes_parts(struct si_screen *sscreen,
7588 LLVMTargetMachineRef tm,
7589 struct si_shader *shader,
7590 struct pipe_debug_callback *debug)
7591 {
7592 if (shader->key.tes.as_es)
7593 return true;
7594
7595 /* TES compiled as VS. */
7596 return si_get_vs_epilog(sscreen, tm, shader, debug,
7597 &shader->key.tes.epilog);
7598 }
7599
7600 /**
7601 * Compile the TCS epilog function. This writes tesselation factors to memory
7602 * based on the output primitive type of the tesselator (determined by TES).
7603 */
7604 static void si_build_tcs_epilog_function(struct si_shader_context *ctx,
7605 union si_shader_part_key *key)
7606 {
7607 struct gallivm_state *gallivm = &ctx->gallivm;
7608 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
7609 LLVMTypeRef params[16];
7610 LLVMValueRef func;
7611 int last_sgpr, num_params;
7612
7613 /* Declare inputs. Only RW_BUFFERS and TESS_FACTOR_OFFSET are used. */
7614 params[SI_PARAM_RW_BUFFERS] = const_array(ctx->v16i8, SI_NUM_RW_BUFFERS);
7615 params[SI_PARAM_CONST_BUFFERS] = ctx->i64;
7616 params[SI_PARAM_SAMPLERS] = ctx->i64;
7617 params[SI_PARAM_IMAGES] = ctx->i64;
7618 params[SI_PARAM_SHADER_BUFFERS] = ctx->i64;
7619 params[SI_PARAM_TCS_OFFCHIP_LAYOUT] = ctx->i32;
7620 params[SI_PARAM_TCS_OUT_OFFSETS] = ctx->i32;
7621 params[SI_PARAM_TCS_OUT_LAYOUT] = ctx->i32;
7622 params[SI_PARAM_TCS_IN_LAYOUT] = ctx->i32;
7623 params[ctx->param_oc_lds = SI_PARAM_TCS_OC_LDS] = ctx->i32;
7624 params[SI_PARAM_TESS_FACTOR_OFFSET] = ctx->i32;
7625 last_sgpr = SI_PARAM_TESS_FACTOR_OFFSET;
7626 num_params = last_sgpr + 1;
7627
7628 params[num_params++] = ctx->i32; /* patch index within the wave (REL_PATCH_ID) */
7629 params[num_params++] = ctx->i32; /* invocation ID within the patch */
7630 params[num_params++] = ctx->i32; /* LDS offset where tess factors should be loaded from */
7631
7632 /* Create the function. */
7633 si_create_function(ctx, "tcs_epilog", NULL, 0, params, num_params, last_sgpr);
7634 declare_tess_lds(ctx);
7635 func = ctx->main_fn;
7636
7637 si_write_tess_factors(bld_base,
7638 LLVMGetParam(func, last_sgpr + 1),
7639 LLVMGetParam(func, last_sgpr + 2),
7640 LLVMGetParam(func, last_sgpr + 3));
7641
7642 LLVMBuildRetVoid(gallivm->builder);
7643 }
7644
7645 /**
7646 * Select and compile (or reuse) TCS parts (epilog).
7647 */
7648 static bool si_shader_select_tcs_parts(struct si_screen *sscreen,
7649 LLVMTargetMachineRef tm,
7650 struct si_shader *shader,
7651 struct pipe_debug_callback *debug)
7652 {
7653 union si_shader_part_key epilog_key;
7654
7655 /* Get the epilog. */
7656 memset(&epilog_key, 0, sizeof(epilog_key));
7657 epilog_key.tcs_epilog.states = shader->key.tcs.epilog;
7658
7659 shader->epilog = si_get_shader_part(sscreen, &sscreen->tcs_epilogs,
7660 PIPE_SHADER_TESS_CTRL, false,
7661 &epilog_key, tm, debug,
7662 si_build_tcs_epilog_function,
7663 "Tessellation Control Shader Epilog");
7664 return shader->epilog != NULL;
7665 }
7666
7667 /**
7668 * Select and compile (or reuse) GS parts (prolog).
7669 */
7670 static bool si_shader_select_gs_parts(struct si_screen *sscreen,
7671 LLVMTargetMachineRef tm,
7672 struct si_shader *shader,
7673 struct pipe_debug_callback *debug)
7674 {
7675 union si_shader_part_key prolog_key;
7676
7677 if (!shader->key.gs.prolog.tri_strip_adj_fix)
7678 return true;
7679
7680 memset(&prolog_key, 0, sizeof(prolog_key));
7681 prolog_key.gs_prolog.states = shader->key.gs.prolog;
7682
7683 shader->prolog = si_get_shader_part(sscreen, &sscreen->gs_prologs,
7684 PIPE_SHADER_GEOMETRY, true,
7685 &prolog_key, tm, debug,
7686 si_build_gs_prolog_function,
7687 "Geometry Shader Prolog");
7688 return shader->prolog != NULL;
7689 }
7690
7691 /**
7692 * Build the pixel shader prolog function. This handles:
7693 * - two-side color selection and interpolation
7694 * - overriding interpolation parameters for the API PS
7695 * - polygon stippling
7696 *
7697 * All preloaded SGPRs and VGPRs are passed through unmodified unless they are
7698 * overriden by other states. (e.g. per-sample interpolation)
7699 * Interpolated colors are stored after the preloaded VGPRs.
7700 */
7701 static void si_build_ps_prolog_function(struct si_shader_context *ctx,
7702 union si_shader_part_key *key)
7703 {
7704 struct gallivm_state *gallivm = &ctx->gallivm;
7705 LLVMTypeRef *params;
7706 LLVMValueRef ret, func;
7707 int last_sgpr, num_params, num_returns, i, num_color_channels;
7708
7709 assert(si_need_ps_prolog(key));
7710
7711 /* Number of inputs + 8 color elements. */
7712 params = alloca((key->ps_prolog.num_input_sgprs +
7713 key->ps_prolog.num_input_vgprs + 8) *
7714 sizeof(LLVMTypeRef));
7715
7716 /* Declare inputs. */
7717 num_params = 0;
7718 for (i = 0; i < key->ps_prolog.num_input_sgprs; i++)
7719 params[num_params++] = ctx->i32;
7720 last_sgpr = num_params - 1;
7721
7722 for (i = 0; i < key->ps_prolog.num_input_vgprs; i++)
7723 params[num_params++] = ctx->f32;
7724
7725 /* Declare outputs (same as inputs + add colors if needed) */
7726 num_returns = num_params;
7727 num_color_channels = util_bitcount(key->ps_prolog.colors_read);
7728 for (i = 0; i < num_color_channels; i++)
7729 params[num_returns++] = ctx->f32;
7730
7731 /* Create the function. */
7732 si_create_function(ctx, "ps_prolog", params, num_returns, params,
7733 num_params, last_sgpr);
7734 func = ctx->main_fn;
7735
7736 /* Copy inputs to outputs. This should be no-op, as the registers match,
7737 * but it will prevent the compiler from overwriting them unintentionally.
7738 */
7739 ret = ctx->return_value;
7740 for (i = 0; i < num_params; i++) {
7741 LLVMValueRef p = LLVMGetParam(func, i);
7742 ret = LLVMBuildInsertValue(gallivm->builder, ret, p, i, "");
7743 }
7744
7745 /* Polygon stippling. */
7746 if (key->ps_prolog.states.poly_stipple) {
7747 /* POS_FIXED_PT is always last. */
7748 unsigned pos = key->ps_prolog.num_input_sgprs +
7749 key->ps_prolog.num_input_vgprs - 1;
7750 LLVMValueRef ptr[2], list;
7751
7752 /* Get the pointer to rw buffers. */
7753 ptr[0] = LLVMGetParam(func, SI_SGPR_RW_BUFFERS);
7754 ptr[1] = LLVMGetParam(func, SI_SGPR_RW_BUFFERS_HI);
7755 list = lp_build_gather_values(gallivm, ptr, 2);
7756 list = LLVMBuildBitCast(gallivm->builder, list, ctx->i64, "");
7757 list = LLVMBuildIntToPtr(gallivm->builder, list,
7758 const_array(ctx->v16i8, SI_NUM_RW_BUFFERS), "");
7759
7760 si_llvm_emit_polygon_stipple(ctx, list, pos);
7761 }
7762
7763 if (key->ps_prolog.states.bc_optimize_for_persp ||
7764 key->ps_prolog.states.bc_optimize_for_linear) {
7765 unsigned i, base = key->ps_prolog.num_input_sgprs;
7766 LLVMValueRef center[2], centroid[2], tmp, bc_optimize;
7767
7768 /* The shader should do: if (PRIM_MASK[31]) CENTROID = CENTER;
7769 * The hw doesn't compute CENTROID if the whole wave only
7770 * contains fully-covered quads.
7771 *
7772 * PRIM_MASK is after user SGPRs.
7773 */
7774 bc_optimize = LLVMGetParam(func, SI_PS_NUM_USER_SGPR);
7775 bc_optimize = LLVMBuildLShr(gallivm->builder, bc_optimize,
7776 LLVMConstInt(ctx->i32, 31, 0), "");
7777 bc_optimize = LLVMBuildTrunc(gallivm->builder, bc_optimize,
7778 ctx->i1, "");
7779
7780 if (key->ps_prolog.states.bc_optimize_for_persp) {
7781 /* Read PERSP_CENTER. */
7782 for (i = 0; i < 2; i++)
7783 center[i] = LLVMGetParam(func, base + 2 + i);
7784 /* Read PERSP_CENTROID. */
7785 for (i = 0; i < 2; i++)
7786 centroid[i] = LLVMGetParam(func, base + 4 + i);
7787 /* Select PERSP_CENTROID. */
7788 for (i = 0; i < 2; i++) {
7789 tmp = LLVMBuildSelect(gallivm->builder, bc_optimize,
7790 center[i], centroid[i], "");
7791 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7792 tmp, base + 4 + i, "");
7793 }
7794 }
7795 if (key->ps_prolog.states.bc_optimize_for_linear) {
7796 /* Read LINEAR_CENTER. */
7797 for (i = 0; i < 2; i++)
7798 center[i] = LLVMGetParam(func, base + 8 + i);
7799 /* Read LINEAR_CENTROID. */
7800 for (i = 0; i < 2; i++)
7801 centroid[i] = LLVMGetParam(func, base + 10 + i);
7802 /* Select LINEAR_CENTROID. */
7803 for (i = 0; i < 2; i++) {
7804 tmp = LLVMBuildSelect(gallivm->builder, bc_optimize,
7805 center[i], centroid[i], "");
7806 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7807 tmp, base + 10 + i, "");
7808 }
7809 }
7810 }
7811
7812 /* Force per-sample interpolation. */
7813 if (key->ps_prolog.states.force_persp_sample_interp) {
7814 unsigned i, base = key->ps_prolog.num_input_sgprs;
7815 LLVMValueRef persp_sample[2];
7816
7817 /* Read PERSP_SAMPLE. */
7818 for (i = 0; i < 2; i++)
7819 persp_sample[i] = LLVMGetParam(func, base + i);
7820 /* Overwrite PERSP_CENTER. */
7821 for (i = 0; i < 2; i++)
7822 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7823 persp_sample[i], base + 2 + i, "");
7824 /* Overwrite PERSP_CENTROID. */
7825 for (i = 0; i < 2; i++)
7826 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7827 persp_sample[i], base + 4 + i, "");
7828 }
7829 if (key->ps_prolog.states.force_linear_sample_interp) {
7830 unsigned i, base = key->ps_prolog.num_input_sgprs;
7831 LLVMValueRef linear_sample[2];
7832
7833 /* Read LINEAR_SAMPLE. */
7834 for (i = 0; i < 2; i++)
7835 linear_sample[i] = LLVMGetParam(func, base + 6 + i);
7836 /* Overwrite LINEAR_CENTER. */
7837 for (i = 0; i < 2; i++)
7838 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7839 linear_sample[i], base + 8 + i, "");
7840 /* Overwrite LINEAR_CENTROID. */
7841 for (i = 0; i < 2; i++)
7842 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7843 linear_sample[i], base + 10 + i, "");
7844 }
7845
7846 /* Force center interpolation. */
7847 if (key->ps_prolog.states.force_persp_center_interp) {
7848 unsigned i, base = key->ps_prolog.num_input_sgprs;
7849 LLVMValueRef persp_center[2];
7850
7851 /* Read PERSP_CENTER. */
7852 for (i = 0; i < 2; i++)
7853 persp_center[i] = LLVMGetParam(func, base + 2 + i);
7854 /* Overwrite PERSP_SAMPLE. */
7855 for (i = 0; i < 2; i++)
7856 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7857 persp_center[i], base + i, "");
7858 /* Overwrite PERSP_CENTROID. */
7859 for (i = 0; i < 2; i++)
7860 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7861 persp_center[i], base + 4 + i, "");
7862 }
7863 if (key->ps_prolog.states.force_linear_center_interp) {
7864 unsigned i, base = key->ps_prolog.num_input_sgprs;
7865 LLVMValueRef linear_center[2];
7866
7867 /* Read LINEAR_CENTER. */
7868 for (i = 0; i < 2; i++)
7869 linear_center[i] = LLVMGetParam(func, base + 8 + i);
7870 /* Overwrite LINEAR_SAMPLE. */
7871 for (i = 0; i < 2; i++)
7872 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7873 linear_center[i], base + 6 + i, "");
7874 /* Overwrite LINEAR_CENTROID. */
7875 for (i = 0; i < 2; i++)
7876 ret = LLVMBuildInsertValue(gallivm->builder, ret,
7877 linear_center[i], base + 10 + i, "");
7878 }
7879
7880 /* Interpolate colors. */
7881 for (i = 0; i < 2; i++) {
7882 unsigned writemask = (key->ps_prolog.colors_read >> (i * 4)) & 0xf;
7883 unsigned face_vgpr = key->ps_prolog.num_input_sgprs +
7884 key->ps_prolog.face_vgpr_index;
7885 LLVMValueRef interp[2], color[4];
7886 LLVMValueRef interp_ij = NULL, prim_mask = NULL, face = NULL;
7887
7888 if (!writemask)
7889 continue;
7890
7891 /* If the interpolation qualifier is not CONSTANT (-1). */
7892 if (key->ps_prolog.color_interp_vgpr_index[i] != -1) {
7893 unsigned interp_vgpr = key->ps_prolog.num_input_sgprs +
7894 key->ps_prolog.color_interp_vgpr_index[i];
7895
7896 /* Get the (i,j) updated by bc_optimize handling. */
7897 interp[0] = LLVMBuildExtractValue(gallivm->builder, ret,
7898 interp_vgpr, "");
7899 interp[1] = LLVMBuildExtractValue(gallivm->builder, ret,
7900 interp_vgpr + 1, "");
7901 interp_ij = lp_build_gather_values(gallivm, interp, 2);
7902 interp_ij = LLVMBuildBitCast(gallivm->builder, interp_ij,
7903 ctx->v2i32, "");
7904 }
7905
7906 /* Use the absolute location of the input. */
7907 prim_mask = LLVMGetParam(func, SI_PS_NUM_USER_SGPR);
7908
7909 if (key->ps_prolog.states.color_two_side) {
7910 face = LLVMGetParam(func, face_vgpr);
7911 face = LLVMBuildBitCast(gallivm->builder, face, ctx->i32, "");
7912 }
7913
7914 interp_fs_input(ctx,
7915 key->ps_prolog.color_attr_index[i],
7916 TGSI_SEMANTIC_COLOR, i,
7917 key->ps_prolog.num_interp_inputs,
7918 key->ps_prolog.colors_read, interp_ij,
7919 prim_mask, face, color);
7920
7921 while (writemask) {
7922 unsigned chan = u_bit_scan(&writemask);
7923 ret = LLVMBuildInsertValue(gallivm->builder, ret, color[chan],
7924 num_params++, "");
7925 }
7926 }
7927
7928 /* Tell LLVM to insert WQM instruction sequence when needed. */
7929 if (key->ps_prolog.wqm) {
7930 LLVMAddTargetDependentFunctionAttr(func,
7931 "amdgpu-ps-wqm-outputs", "");
7932 }
7933
7934 si_llvm_build_ret(ctx, ret);
7935 }
7936
7937 /**
7938 * Build the pixel shader epilog function. This handles everything that must be
7939 * emulated for pixel shader exports. (alpha-test, format conversions, etc)
7940 */
7941 static void si_build_ps_epilog_function(struct si_shader_context *ctx,
7942 union si_shader_part_key *key)
7943 {
7944 struct gallivm_state *gallivm = &ctx->gallivm;
7945 struct lp_build_tgsi_context *bld_base = &ctx->soa.bld_base;
7946 LLVMTypeRef params[16+8*4+3];
7947 LLVMValueRef depth = NULL, stencil = NULL, samplemask = NULL;
7948 int last_sgpr, num_params, i;
7949 struct si_ps_exports exp = {};
7950
7951 /* Declare input SGPRs. */
7952 params[SI_PARAM_RW_BUFFERS] = ctx->i64;
7953 params[SI_PARAM_CONST_BUFFERS] = ctx->i64;
7954 params[SI_PARAM_SAMPLERS] = ctx->i64;
7955 params[SI_PARAM_IMAGES] = ctx->i64;
7956 params[SI_PARAM_SHADER_BUFFERS] = ctx->i64;
7957 params[SI_PARAM_ALPHA_REF] = ctx->f32;
7958 last_sgpr = SI_PARAM_ALPHA_REF;
7959
7960 /* Declare input VGPRs. */
7961 num_params = (last_sgpr + 1) +
7962 util_bitcount(key->ps_epilog.colors_written) * 4 +
7963 key->ps_epilog.writes_z +
7964 key->ps_epilog.writes_stencil +
7965 key->ps_epilog.writes_samplemask;
7966
7967 num_params = MAX2(num_params,
7968 last_sgpr + 1 + PS_EPILOG_SAMPLEMASK_MIN_LOC + 1);
7969
7970 assert(num_params <= ARRAY_SIZE(params));
7971
7972 for (i = last_sgpr + 1; i < num_params; i++)
7973 params[i] = ctx->f32;
7974
7975 /* Create the function. */
7976 si_create_function(ctx, "ps_epilog", NULL, 0, params, num_params, last_sgpr);
7977 /* Disable elimination of unused inputs. */
7978 si_llvm_add_attribute(ctx->main_fn,
7979 "InitialPSInputAddr", 0xffffff);
7980
7981 /* Process colors. */
7982 unsigned vgpr = last_sgpr + 1;
7983 unsigned colors_written = key->ps_epilog.colors_written;
7984 int last_color_export = -1;
7985
7986 /* Find the last color export. */
7987 if (!key->ps_epilog.writes_z &&
7988 !key->ps_epilog.writes_stencil &&
7989 !key->ps_epilog.writes_samplemask) {
7990 unsigned spi_format = key->ps_epilog.states.spi_shader_col_format;
7991
7992 /* If last_cbuf > 0, FS_COLOR0_WRITES_ALL_CBUFS is true. */
7993 if (colors_written == 0x1 && key->ps_epilog.states.last_cbuf > 0) {
7994 /* Just set this if any of the colorbuffers are enabled. */
7995 if (spi_format &
7996 ((1llu << (4 * (key->ps_epilog.states.last_cbuf + 1))) - 1))
7997 last_color_export = 0;
7998 } else {
7999 for (i = 0; i < 8; i++)
8000 if (colors_written & (1 << i) &&
8001 (spi_format >> (i * 4)) & 0xf)
8002 last_color_export = i;
8003 }
8004 }
8005
8006 while (colors_written) {
8007 LLVMValueRef color[4];
8008 int mrt = u_bit_scan(&colors_written);
8009
8010 for (i = 0; i < 4; i++)
8011 color[i] = LLVMGetParam(ctx->main_fn, vgpr++);
8012
8013 si_export_mrt_color(bld_base, color, mrt,
8014 num_params - 1,
8015 mrt == last_color_export, &exp);
8016 }
8017
8018 /* Process depth, stencil, samplemask. */
8019 if (key->ps_epilog.writes_z)
8020 depth = LLVMGetParam(ctx->main_fn, vgpr++);
8021 if (key->ps_epilog.writes_stencil)
8022 stencil = LLVMGetParam(ctx->main_fn, vgpr++);
8023 if (key->ps_epilog.writes_samplemask)
8024 samplemask = LLVMGetParam(ctx->main_fn, vgpr++);
8025
8026 if (depth || stencil || samplemask)
8027 si_export_mrt_z(bld_base, depth, stencil, samplemask, &exp);
8028 else if (last_color_export == -1)
8029 si_export_null(bld_base);
8030
8031 if (exp.num)
8032 si_emit_ps_exports(ctx, &exp);
8033
8034 /* Compile. */
8035 LLVMBuildRetVoid(gallivm->builder);
8036 }
8037
8038 /**
8039 * Select and compile (or reuse) pixel shader parts (prolog & epilog).
8040 */
8041 static bool si_shader_select_ps_parts(struct si_screen *sscreen,
8042 LLVMTargetMachineRef tm,
8043 struct si_shader *shader,
8044 struct pipe_debug_callback *debug)
8045 {
8046 union si_shader_part_key prolog_key;
8047 union si_shader_part_key epilog_key;
8048
8049 /* Get the prolog. */
8050 si_get_ps_prolog_key(shader, &prolog_key, true);
8051
8052 /* The prolog is a no-op if these aren't set. */
8053 if (si_need_ps_prolog(&prolog_key)) {
8054 shader->prolog =
8055 si_get_shader_part(sscreen, &sscreen->ps_prologs,
8056 PIPE_SHADER_FRAGMENT, true,
8057 &prolog_key, tm, debug,
8058 si_build_ps_prolog_function,
8059 "Fragment Shader Prolog");
8060 if (!shader->prolog)
8061 return false;
8062 }
8063
8064 /* Get the epilog. */
8065 si_get_ps_epilog_key(shader, &epilog_key);
8066
8067 shader->epilog =
8068 si_get_shader_part(sscreen, &sscreen->ps_epilogs,
8069 PIPE_SHADER_FRAGMENT, false,
8070 &epilog_key, tm, debug,
8071 si_build_ps_epilog_function,
8072 "Fragment Shader Epilog");
8073 if (!shader->epilog)
8074 return false;
8075
8076 /* Enable POS_FIXED_PT if polygon stippling is enabled. */
8077 if (shader->key.ps.prolog.poly_stipple) {
8078 shader->config.spi_ps_input_ena |= S_0286CC_POS_FIXED_PT_ENA(1);
8079 assert(G_0286CC_POS_FIXED_PT_ENA(shader->config.spi_ps_input_addr));
8080 }
8081
8082 /* Set up the enable bits for per-sample shading if needed. */
8083 if (shader->key.ps.prolog.force_persp_sample_interp &&
8084 (G_0286CC_PERSP_CENTER_ENA(shader->config.spi_ps_input_ena) ||
8085 G_0286CC_PERSP_CENTROID_ENA(shader->config.spi_ps_input_ena))) {
8086 shader->config.spi_ps_input_ena &= C_0286CC_PERSP_CENTER_ENA;
8087 shader->config.spi_ps_input_ena &= C_0286CC_PERSP_CENTROID_ENA;
8088 shader->config.spi_ps_input_ena |= S_0286CC_PERSP_SAMPLE_ENA(1);
8089 }
8090 if (shader->key.ps.prolog.force_linear_sample_interp &&
8091 (G_0286CC_LINEAR_CENTER_ENA(shader->config.spi_ps_input_ena) ||
8092 G_0286CC_LINEAR_CENTROID_ENA(shader->config.spi_ps_input_ena))) {
8093 shader->config.spi_ps_input_ena &= C_0286CC_LINEAR_CENTER_ENA;
8094 shader->config.spi_ps_input_ena &= C_0286CC_LINEAR_CENTROID_ENA;
8095 shader->config.spi_ps_input_ena |= S_0286CC_LINEAR_SAMPLE_ENA(1);
8096 }
8097 if (shader->key.ps.prolog.force_persp_center_interp &&
8098 (G_0286CC_PERSP_SAMPLE_ENA(shader->config.spi_ps_input_ena) ||
8099 G_0286CC_PERSP_CENTROID_ENA(shader->config.spi_ps_input_ena))) {
8100 shader->config.spi_ps_input_ena &= C_0286CC_PERSP_SAMPLE_ENA;
8101 shader->config.spi_ps_input_ena &= C_0286CC_PERSP_CENTROID_ENA;
8102 shader->config.spi_ps_input_ena |= S_0286CC_PERSP_CENTER_ENA(1);
8103 }
8104 if (shader->key.ps.prolog.force_linear_center_interp &&
8105 (G_0286CC_LINEAR_SAMPLE_ENA(shader->config.spi_ps_input_ena) ||
8106 G_0286CC_LINEAR_CENTROID_ENA(shader->config.spi_ps_input_ena))) {
8107 shader->config.spi_ps_input_ena &= C_0286CC_LINEAR_SAMPLE_ENA;
8108 shader->config.spi_ps_input_ena &= C_0286CC_LINEAR_CENTROID_ENA;
8109 shader->config.spi_ps_input_ena |= S_0286CC_LINEAR_CENTER_ENA(1);
8110 }
8111
8112 /* POW_W_FLOAT requires that one of the perspective weights is enabled. */
8113 if (G_0286CC_POS_W_FLOAT_ENA(shader->config.spi_ps_input_ena) &&
8114 !(shader->config.spi_ps_input_ena & 0xf)) {
8115 shader->config.spi_ps_input_ena |= S_0286CC_PERSP_CENTER_ENA(1);
8116 assert(G_0286CC_PERSP_CENTER_ENA(shader->config.spi_ps_input_addr));
8117 }
8118
8119 /* At least one pair of interpolation weights must be enabled. */
8120 if (!(shader->config.spi_ps_input_ena & 0x7f)) {
8121 shader->config.spi_ps_input_ena |= S_0286CC_LINEAR_CENTER_ENA(1);
8122 assert(G_0286CC_LINEAR_CENTER_ENA(shader->config.spi_ps_input_addr));
8123 }
8124
8125 /* The sample mask input is always enabled, because the API shader always
8126 * passes it through to the epilog. Disable it here if it's unused.
8127 */
8128 if (!shader->key.ps.epilog.poly_line_smoothing &&
8129 !shader->selector->info.reads_samplemask)
8130 shader->config.spi_ps_input_ena &= C_0286CC_SAMPLE_COVERAGE_ENA;
8131
8132 return true;
8133 }
8134
8135 static void si_fix_num_sgprs(struct si_shader *shader)
8136 {
8137 unsigned min_sgprs = shader->info.num_input_sgprs + 2; /* VCC */
8138
8139 shader->config.num_sgprs = MAX2(shader->config.num_sgprs, min_sgprs);
8140 }
8141
8142 int si_shader_create(struct si_screen *sscreen, LLVMTargetMachineRef tm,
8143 struct si_shader *shader,
8144 struct pipe_debug_callback *debug)
8145 {
8146 struct si_shader_selector *sel = shader->selector;
8147 struct si_shader *mainp = sel->main_shader_part;
8148 int r;
8149
8150 /* LS, ES, VS are compiled on demand if the main part hasn't been
8151 * compiled for that stage.
8152 *
8153 * Vertex shaders are compiled on demand when a vertex fetch
8154 * workaround must be applied.
8155 */
8156 if (!mainp ||
8157 (sel->type == PIPE_SHADER_VERTEX &&
8158 (shader->key.vs.as_es != mainp->key.vs.as_es ||
8159 shader->key.vs.as_ls != mainp->key.vs.as_ls ||
8160 shader->key.vs.fix_fetch)) ||
8161 (sel->type == PIPE_SHADER_TESS_EVAL &&
8162 shader->key.tes.as_es != mainp->key.tes.as_es) ||
8163 (sel->type == PIPE_SHADER_TESS_CTRL &&
8164 shader->key.tcs.epilog.inputs_to_copy) ||
8165 sel->type == PIPE_SHADER_COMPUTE) {
8166 /* Monolithic shader (compiled as a whole, has many variants,
8167 * may take a long time to compile).
8168 */
8169 r = si_compile_tgsi_shader(sscreen, tm, shader, true, debug);
8170 if (r)
8171 return r;
8172 } else {
8173 /* The shader consists of 2-3 parts:
8174 *
8175 * - the middle part is the user shader, it has 1 variant only
8176 * and it was compiled during the creation of the shader
8177 * selector
8178 * - the prolog part is inserted at the beginning
8179 * - the epilog part is inserted at the end
8180 *
8181 * The prolog and epilog have many (but simple) variants.
8182 */
8183
8184 /* Copy the compiled TGSI shader data over. */
8185 shader->is_binary_shared = true;
8186 shader->binary = mainp->binary;
8187 shader->config = mainp->config;
8188 shader->info.num_input_sgprs = mainp->info.num_input_sgprs;
8189 shader->info.num_input_vgprs = mainp->info.num_input_vgprs;
8190 shader->info.face_vgpr_index = mainp->info.face_vgpr_index;
8191 memcpy(shader->info.vs_output_param_offset,
8192 mainp->info.vs_output_param_offset,
8193 sizeof(mainp->info.vs_output_param_offset));
8194 shader->info.uses_instanceid = mainp->info.uses_instanceid;
8195 shader->info.nr_pos_exports = mainp->info.nr_pos_exports;
8196 shader->info.nr_param_exports = mainp->info.nr_param_exports;
8197
8198 /* Select prologs and/or epilogs. */
8199 switch (sel->type) {
8200 case PIPE_SHADER_VERTEX:
8201 if (!si_shader_select_vs_parts(sscreen, tm, shader, debug))
8202 return -1;
8203 break;
8204 case PIPE_SHADER_TESS_CTRL:
8205 if (!si_shader_select_tcs_parts(sscreen, tm, shader, debug))
8206 return -1;
8207 break;
8208 case PIPE_SHADER_TESS_EVAL:
8209 if (!si_shader_select_tes_parts(sscreen, tm, shader, debug))
8210 return -1;
8211 break;
8212 case PIPE_SHADER_GEOMETRY:
8213 if (!si_shader_select_gs_parts(sscreen, tm, shader, debug))
8214 return -1;
8215 break;
8216 case PIPE_SHADER_FRAGMENT:
8217 if (!si_shader_select_ps_parts(sscreen, tm, shader, debug))
8218 return -1;
8219
8220 /* Make sure we have at least as many VGPRs as there
8221 * are allocated inputs.
8222 */
8223 shader->config.num_vgprs = MAX2(shader->config.num_vgprs,
8224 shader->info.num_input_vgprs);
8225 break;
8226 }
8227
8228 /* Update SGPR and VGPR counts. */
8229 if (shader->prolog) {
8230 shader->config.num_sgprs = MAX2(shader->config.num_sgprs,
8231 shader->prolog->config.num_sgprs);
8232 shader->config.num_vgprs = MAX2(shader->config.num_vgprs,
8233 shader->prolog->config.num_vgprs);
8234 }
8235 if (shader->epilog) {
8236 shader->config.num_sgprs = MAX2(shader->config.num_sgprs,
8237 shader->epilog->config.num_sgprs);
8238 shader->config.num_vgprs = MAX2(shader->config.num_vgprs,
8239 shader->epilog->config.num_vgprs);
8240 }
8241 }
8242
8243 si_fix_num_sgprs(shader);
8244 si_shader_dump(sscreen, shader, debug, sel->info.processor,
8245 stderr);
8246
8247 /* Upload. */
8248 r = si_shader_binary_upload(sscreen, shader);
8249 if (r) {
8250 fprintf(stderr, "LLVM failed to upload shader\n");
8251 return r;
8252 }
8253
8254 return 0;
8255 }
8256
8257 void si_shader_destroy(struct si_shader *shader)
8258 {
8259 if (shader->scratch_bo)
8260 r600_resource_reference(&shader->scratch_bo, NULL);
8261
8262 r600_resource_reference(&shader->bo, NULL);
8263
8264 if (!shader->is_binary_shared)
8265 radeon_shader_binary_clean(&shader->binary);
8266
8267 free(shader->shader_log);
8268 }