2 * Copyright © 2014 Broadcom
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
34 #include "util/macros.h"
35 #include "compiler/nir/nir.h"
36 #include "util/list.h"
37 #include "util/u_math.h"
39 #include "vc4_screen.h"
40 #include "vc4_qpu_defines.h"
41 #include "kernel/vc4_packet.h"
42 #include "pipe/p_state.h"
52 QFILE_TLB_COLOR_WRITE
,
53 QFILE_TLB_COLOR_WRITE_MS
,
55 QFILE_TLB_STENCIL_SETUP
,
58 * Stores an immediate value in the index field that can be turned
59 * into a small immediate field by qpu_encode_small_immediate().
70 static inline struct qreg
qir_reg(enum qfile file
, uint32_t index
)
72 return (struct qreg
){file
, index
};
123 /** Texture x coordinate parameter write */
125 /** Texture y coordinate parameter write */
127 /** Texture border color parameter or cube map z coordinate write */
129 /** Texture LOD bias parameter write */
133 * Texture-unit 4-byte read with address provided direct in S
136 * The first operand is the offset from the start of the UBO, and the
137 * second is the uniform that has the UBO's base pointer.
142 * Signal of texture read being necessary and then reading r4 into
148 struct queued_qpu_inst
{
149 struct list_head link
;
154 struct list_head link
;
165 * Coordinate shader, runs during binning, before the VS, and just
173 enum quniform_contents
{
175 * Indicates that a constant 32-bit value is copied from the program's
180 * Indicates that the program's uniform contents are used as an index
181 * into the GL uniform storage.
186 * Scaling factors from clip coordinates to relative to the viewport
189 * This is used by the coordinate and vertex shaders to produce the
190 * 32-bit entry consisting of 2 16-bit fields with 12.4 signed fixed
191 * point offsets from the viewport ccenter.
193 QUNIFORM_VIEWPORT_X_SCALE
,
194 QUNIFORM_VIEWPORT_Y_SCALE
,
197 QUNIFORM_VIEWPORT_Z_OFFSET
,
198 QUNIFORM_VIEWPORT_Z_SCALE
,
200 QUNIFORM_USER_CLIP_PLANE
,
203 * A reference to a texture config parameter 0 uniform.
205 * This is a uniform implicitly loaded with a QPU_W_TMU* write, which
206 * defines texture type, miplevels, and such. It will be found as a
207 * parameter to the first QOP_TEX_[STRB] instruction in a sequence.
209 QUNIFORM_TEXTURE_CONFIG_P0
,
212 * A reference to a texture config parameter 1 uniform.
214 * This is a uniform implicitly loaded with a QPU_W_TMU* write, which
215 * defines texture width, height, filters, and wrap modes. It will be
216 * found as a parameter to the second QOP_TEX_[STRB] instruction in a
219 QUNIFORM_TEXTURE_CONFIG_P1
,
221 /** A reference to a texture config parameter 2 cubemap stride uniform */
222 QUNIFORM_TEXTURE_CONFIG_P2
,
224 QUNIFORM_TEXTURE_MSAA_ADDR
,
228 QUNIFORM_TEXRECT_SCALE_X
,
229 QUNIFORM_TEXRECT_SCALE_Y
,
231 QUNIFORM_TEXTURE_BORDER_COLOR
,
233 QUNIFORM_BLEND_CONST_COLOR_X
,
234 QUNIFORM_BLEND_CONST_COLOR_Y
,
235 QUNIFORM_BLEND_CONST_COLOR_Z
,
236 QUNIFORM_BLEND_CONST_COLOR_W
,
237 QUNIFORM_BLEND_CONST_COLOR_RGBA
,
238 QUNIFORM_BLEND_CONST_COLOR_AAAA
,
243 QUNIFORM_SAMPLE_MASK
,
246 struct vc4_varying_slot
{
251 struct vc4_compiler_ubo_range
{
253 * offset in bytes from the start of the ubo where this range is
256 * Only set once used is set.
261 * offset in bytes from the start of the gallium uniforms where the
266 /** size in bytes of this ubo range */
270 * Set if this range is used by the shader for indirect uniforms
277 struct vc4_uncompiled_shader
*shader_state
;
279 enum pipe_format format
;
283 unsigned compare_mode
:1;
284 unsigned compare_func
:3;
289 uint16_t msaa_width
, msaa_height
;
292 } tex
[VC4_MAX_TEXTURE_SAMPLERS
];
298 enum pipe_format color_format
;
300 bool stencil_enabled
;
301 bool stencil_twoside
;
302 bool stencil_full_writemasks
;
306 bool point_coord_upper_left
;
309 bool sample_coverage
;
310 bool sample_alpha_to_coverage
;
311 bool sample_alpha_to_one
;
312 uint8_t alpha_test_func
;
313 uint8_t logicop_func
;
314 uint32_t point_sprite_mask
;
316 struct pipe_rt_blend_state blend
;
323 * This is a proxy for the array of FS input semantics, which is
324 * larger than we would want to put in the key.
326 uint64_t compiled_fs_id
;
328 enum pipe_format attr_formats
[8];
330 bool per_vertex_point_size
;
334 struct vc4_context
*vc4
;
336 nir_function_impl
*impl
;
337 struct exec_list
*cf_node_list
;
340 * Mapping from nir_register * or nir_ssa_def * to array of struct
341 * qreg for the values.
343 struct hash_table
*def_ht
;
345 /* For each temp, the instruction generating its value. */
347 uint32_t defs_array_size
;
350 * Inputs to the shader, arranged by TGSI declaration order.
352 * Not all fragment shader QFILE_VARY reads are present in this array.
355 struct qreg
*outputs
;
356 bool msaa_per_sample_output
;
357 struct qreg color_reads
[VC4_MAX_SAMPLES
];
358 struct qreg sample_colors
[VC4_MAX_SAMPLES
];
359 uint32_t inputs_array_size
;
360 uint32_t outputs_array_size
;
361 uint32_t uniforms_array_size
;
363 struct vc4_compiler_ubo_range
*ubo_ranges
;
364 uint32_t ubo_ranges_array_size
;
365 /** Number of uniform areas declared in ubo_ranges. */
366 uint32_t num_uniform_ranges
;
367 /** Number of uniform areas used for indirect addressed loads. */
368 uint32_t num_ubo_ranges
;
369 uint32_t next_ubo_dst_offset
;
371 struct qreg line_x
, point_x
, point_y
;
374 uint8_t vattr_sizes
[8];
376 /* Bitfield for whether a given channel of a sampler needs sRGB
379 uint8_t tex_srgb_decode
[VC4_MAX_TEXTURE_SAMPLERS
];
382 * Array of the VARYING_SLOT_* of all FS QFILE_VARY reads.
384 * This includes those that aren't part of the VPM varyings, like
385 * point/line coordinates.
387 struct vc4_varying_slot
*input_slots
;
388 uint32_t num_input_slots
;
389 uint32_t input_slots_array_size
;
392 * An entry per outputs[] in the VS indicating what the VARYING_SLOT_*
393 * of the output is. Used to emit from the VS in the order that the
396 struct vc4_varying_slot
*output_slots
;
398 struct pipe_shader_state
*shader_state
;
400 struct vc4_fs_key
*fs_key
;
401 struct vc4_vs_key
*vs_key
;
403 uint32_t *uniform_data
;
404 enum quniform_contents
*uniform_contents
;
405 uint32_t uniform_array_size
;
406 uint32_t num_uniforms
;
407 uint32_t num_outputs
;
408 uint32_t num_texture_samples
;
409 uint32_t output_position_index
;
410 uint32_t output_color_index
;
411 uint32_t output_point_size_index
;
412 uint32_t output_sample_mask_index
;
417 struct list_head instructions
;
418 uint32_t immediates
[1024];
420 struct list_head qpu_inst_list
;
422 uint32_t qpu_inst_count
;
423 uint32_t qpu_inst_size
;
430 /* Special nir_load_input intrinsic index for loading the current TLB
433 #define VC4_NIR_TLB_COLOR_READ_INPUT 2000000000
435 #define VC4_NIR_MS_MASK_OUTPUT 2000000000
437 /* Special offset for nir_load_uniform values to get a QUNIFORM_*
438 * state-dependent value.
440 #define VC4_NIR_STATE_UNIFORM_OFFSET 1000000000
442 struct vc4_compile
*qir_compile_init(void);
443 void qir_compile_destroy(struct vc4_compile
*c
);
444 struct qinst
*qir_inst(enum qop op
, struct qreg dst
,
445 struct qreg src0
, struct qreg src1
);
446 struct qinst
*qir_inst4(enum qop op
, struct qreg dst
,
451 void qir_remove_instruction(struct vc4_compile
*c
, struct qinst
*qinst
);
452 struct qreg
qir_uniform(struct vc4_compile
*c
,
453 enum quniform_contents contents
,
455 void qir_schedule_instructions(struct vc4_compile
*c
);
456 void qir_reorder_uniforms(struct vc4_compile
*c
);
458 void qir_emit(struct vc4_compile
*c
, struct qinst
*inst
);
459 static inline struct qinst
*
460 qir_emit_nodef(struct vc4_compile
*c
, struct qinst
*inst
)
462 list_addtail(&inst
->link
, &c
->instructions
);
466 struct qreg
qir_get_temp(struct vc4_compile
*c
);
467 int qir_get_op_nsrc(enum qop qop
);
468 bool qir_reg_equals(struct qreg a
, struct qreg b
);
469 bool qir_has_side_effects(struct vc4_compile
*c
, struct qinst
*inst
);
470 bool qir_has_side_effect_reads(struct vc4_compile
*c
, struct qinst
*inst
);
471 bool qir_is_mul(struct qinst
*inst
);
472 bool qir_is_raw_mov(struct qinst
*inst
);
473 bool qir_is_tex(struct qinst
*inst
);
474 bool qir_is_float_input(struct qinst
*inst
);
475 bool qir_depends_on_flags(struct qinst
*inst
);
476 bool qir_writes_r4(struct qinst
*inst
);
477 struct qreg
qir_follow_movs(struct vc4_compile
*c
, struct qreg reg
);
479 void qir_dump(struct vc4_compile
*c
);
480 void qir_dump_inst(struct vc4_compile
*c
, struct qinst
*inst
);
481 const char *qir_get_stage_name(enum qstage stage
);
483 void qir_optimize(struct vc4_compile
*c
);
484 bool qir_opt_algebraic(struct vc4_compile
*c
);
485 bool qir_opt_constant_folding(struct vc4_compile
*c
);
486 bool qir_opt_copy_propagation(struct vc4_compile
*c
);
487 bool qir_opt_cse(struct vc4_compile
*c
);
488 bool qir_opt_dead_code(struct vc4_compile
*c
);
489 bool qir_opt_small_immediates(struct vc4_compile
*c
);
490 bool qir_opt_vpm(struct vc4_compile
*c
);
491 void vc4_nir_lower_blend(nir_shader
*s
, struct vc4_compile
*c
);
492 void vc4_nir_lower_io(nir_shader
*s
, struct vc4_compile
*c
);
493 nir_ssa_def
*vc4_nir_get_state_uniform(struct nir_builder
*b
,
494 enum quniform_contents contents
);
495 nir_ssa_def
*vc4_nir_get_swizzled_channel(struct nir_builder
*b
,
496 nir_ssa_def
**srcs
, int swiz
);
497 void vc4_nir_lower_txf_ms(nir_shader
*s
, struct vc4_compile
*c
);
498 void qir_lower_uniforms(struct vc4_compile
*c
);
500 uint32_t qpu_schedule_instructions(struct vc4_compile
*c
);
502 void qir_SF(struct vc4_compile
*c
, struct qreg src
);
504 static inline struct qreg
505 qir_uniform_ui(struct vc4_compile
*c
, uint32_t ui
)
507 return qir_uniform(c
, QUNIFORM_CONSTANT
, ui
);
510 static inline struct qreg
511 qir_uniform_f(struct vc4_compile
*c
, float f
)
513 return qir_uniform(c
, QUNIFORM_CONSTANT
, fui(f
));
516 #define QIR_ALU0(name) \
517 static inline struct qreg \
518 qir_##name(struct vc4_compile *c) \
520 struct qreg t = qir_get_temp(c); \
521 qir_emit(c, qir_inst(QOP_##name, t, c->undef, c->undef)); \
525 #define QIR_ALU1(name) \
526 static inline struct qreg \
527 qir_##name(struct vc4_compile *c, struct qreg a) \
529 struct qreg t = qir_get_temp(c); \
530 qir_emit(c, qir_inst(QOP_##name, t, a, c->undef)); \
533 static inline struct qinst * \
534 qir_##name##_dest(struct vc4_compile *c, struct qreg dest, \
537 return qir_emit_nodef(c, qir_inst(QOP_##name, dest, a, \
541 #define QIR_ALU2(name) \
542 static inline struct qreg \
543 qir_##name(struct vc4_compile *c, struct qreg a, struct qreg b) \
545 struct qreg t = qir_get_temp(c); \
546 qir_emit(c, qir_inst(QOP_##name, t, a, b)); \
550 qir_##name##_dest(struct vc4_compile *c, struct qreg dest, \
551 struct qreg a, struct qreg b) \
553 qir_emit_nodef(c, qir_inst(QOP_##name, dest, a, b)); \
556 #define QIR_NODST_1(name) \
557 static inline struct qinst * \
558 qir_##name(struct vc4_compile *c, struct qreg a) \
560 struct qinst *inst = qir_inst(QOP_##name, c->undef, \
566 #define QIR_NODST_2(name) \
567 static inline struct qinst * \
568 qir_##name(struct vc4_compile *c, struct qreg a, struct qreg b) \
570 struct qinst *inst = qir_inst(QOP_##name, c->undef, \
576 #define QIR_PACK(name) \
577 static inline struct qreg \
578 qir_##name(struct vc4_compile *c, struct qreg dest, struct qreg a) \
580 qir_emit_nodef(c, qir_inst(QOP_##name, dest, a, c->undef)); \
624 QIR_NODST_2(TEX_DIRECT
)
629 QIR_ALU0(FRAG_REV_FLAG
)
631 QIR_ALU0(TLB_COLOR_READ
)
634 static inline struct qreg
635 qir_SEL(struct vc4_compile
*c
, uint8_t cond
, struct qreg src0
, struct qreg src1
)
637 struct qreg t
= qir_get_temp(c
);
638 struct qinst
*a
= qir_MOV_dest(c
, t
, src0
);
639 struct qinst
*b
= qir_MOV_dest(c
, t
, src1
);
645 static inline struct qreg
646 qir_UNPACK_8_F(struct vc4_compile
*c
, struct qreg src
, int i
)
648 struct qreg t
= qir_FMOV(c
, src
);
649 c
->defs
[t
.index
]->src
[0].pack
= QPU_UNPACK_8A
+ i
;
653 static inline struct qreg
654 qir_UNPACK_8_I(struct vc4_compile
*c
, struct qreg src
, int i
)
656 struct qreg t
= qir_MOV(c
, src
);
657 c
->defs
[t
.index
]->src
[0].pack
= QPU_UNPACK_8A
+ i
;
661 static inline struct qreg
662 qir_UNPACK_16_F(struct vc4_compile
*c
, struct qreg src
, int i
)
664 struct qreg t
= qir_FMOV(c
, src
);
665 c
->defs
[t
.index
]->src
[0].pack
= QPU_UNPACK_16A
+ i
;
669 static inline struct qreg
670 qir_UNPACK_16_I(struct vc4_compile
*c
, struct qreg src
, int i
)
672 struct qreg t
= qir_MOV(c
, src
);
673 c
->defs
[t
.index
]->src
[0].pack
= QPU_UNPACK_16A
+ i
;
678 qir_PACK_8_F(struct vc4_compile
*c
, struct qreg dest
, struct qreg val
, int chan
)
681 dest
.pack
= QPU_PACK_MUL_8A
+ chan
;
682 qir_emit(c
, qir_inst(QOP_MMOV
, dest
, val
, c
->undef
));
683 if (dest
.file
== QFILE_TEMP
)
684 c
->defs
[dest
.index
] = NULL
;
687 static inline struct qreg
688 qir_PACK_8888_F(struct vc4_compile
*c
, struct qreg val
)
690 struct qreg dest
= qir_MMOV(c
, val
);
691 c
->defs
[dest
.index
]->dst
.pack
= QPU_PACK_MUL_8888
;
695 static inline struct qreg
696 qir_POW(struct vc4_compile
*c
, struct qreg x
, struct qreg y
)
698 return qir_EXP2(c
, qir_FMUL(c
,
704 qir_VPM_WRITE(struct vc4_compile
*c
, struct qreg val
)
706 qir_MOV_dest(c
, qir_reg(QFILE_VPM
, 0), val
);
709 #endif /* VC4_QIR_H */