radeonsi: allow generating VS prologs with 0 inputs