projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Update README
[riscv-isa-sim.git]
/
riscv
/ sim.h
2018-08-23
Andrew Waterman
Add --disable-dtb option to suppress writing the DTB...
commit
|
commitdiff
2018-05-31
Andy Wright
Put simif_t declaration in its own file. (#209)
commit
|
commitdiff
2018-03-19
Tim Newsome
Merge pull request #182 from riscv/reset_bits
commit
|
commitdiff
2018-03-16
Tim Newsome
Implement debug havereset bits
commit
|
commitdiff
2018-03-16
Andrew Waterman
Merge branch 'deepsrc-b_fix_issue183'
commit
|
commitdiff
2018-03-08
Tim Newsome
Merge pull request #177 from riscv/debug_auth
commit
|
commitdiff
2018-03-06
Prashanth Mundkur
Narrow the interface used by the processors and memory...
commit
|
commitdiff
2018-02-27
Tim Newsome
Add debug module authentication.
commit
|
commitdiff
2018-02-19
Tim Newsome
Merge pull request #171 from riscv/sysbusbits
commit
|
commitdiff
2018-02-01
Tim Newsome
Add --debug-sba option
commit
|
commitdiff
2018-01-18
Tim Newsome
Support debug system bus access.
commit
|
commitdiff
2017-12-18
Tim Newsome
Merge pull request #165 from riscv/small_progbuf
commit
|
commitdiff
2017-12-11
Tim Newsome
Make progbuf a run-time option.
commit
|
commitdiff
2017-11-16
Andrew Waterman
Merge pull request #156 from p12nGH/noncontiguous_harts
commit
|
commitdiff
2017-11-15
Gleb Gagarin
Support for non-contiguous hartids
commit
|
commitdiff
2017-05-17
Palmer Dabbelt
Merge remote-tracking branch 'origin/priv-1.10'
commit
|
commitdiff
2017-05-16
Palmer Dabbelt
Merge remote-tracking branch 'origin/debug-0.13' into...
commit
|
commitdiff
2017-05-01
Andrew Waterman
Set default entry point from ELF
commit
|
commitdiff
2017-05-01
Andrew Waterman
Add option to set start pc
commit
|
commitdiff
2017-05-01
Andrew Waterman
Support more flexible main memory allocation
commit
|
commitdiff
2017-05-01
Andrew Waterman
Store both host & target address in soft TLB
commit
|
commitdiff
2017-04-17
Megan Wachs
Merge remote-tracking branch 'origin/priv-1.10' into...
commit
|
commitdiff
2017-04-11
Andrew Waterman
Implement new FP encoding
commit
|
commitdiff
2017-03-22
Wesley W. Terpstra
riscv: replace rtc device with a real clint implementation
commit
|
commitdiff
2017-03-21
Wesley W. Terpstra
configstring: rename variables to dts
commit
|
commitdiff
2017-03-21
Wesley W. Terpstra
sim: define emulated CPU clock rate to be 1GHz
commit
|
commitdiff
2017-02-11
Tim Newsome
Entering debug mode now jumps to "dynamic rom"
commit
|
commitdiff
2017-02-07
Tim Newsome
OpenOCD does a dmi read and gets dummy value back.
commit
|
commitdiff
2017-02-03
Tim Newsome
OpenOCD connects, and sends some data that we receive.
commit
|
commitdiff
2016-06-23
Andrew Waterman
Remove legacy HTIF; implement HTIF directly
commit
|
commitdiff
2016-05-23
Tim Newsome
Have Debug memory kind of working again.
commit
|
commitdiff
2016-05-23
Tim Newsome
Add debug_module bus device.
commit
|
commitdiff
2016-05-23
Tim Newsome
ROM -> RAM -> ROM, waiting for debug int.
commit
|
commitdiff
2016-05-23
Tim Newsome
Add -H to start halted.
commit
|
commitdiff
2016-05-23
Tim Newsome
gdb can now read spike memory.
commit
|
commitdiff
2016-05-23
Tim Newsome
Listen on a socket for gdb to connect to.
commit
|
commitdiff
2016-05-02
Andrew Waterman
Remove tohost/fromhost registers
commit
|
commitdiff
2016-05-01
Andrew Waterman
Remove SCRs; add padding after config string
commit
|
commitdiff
2016-04-29
Andrew Waterman
Move much closer to new platform-M memory map
commit
|
commitdiff
2016-04-28
Andrew Waterman
Add --dump-config-string flag
commit
|
commitdiff
2016-04-28
Andrew Waterman
Remove MTIME[CMP]; add RTC device
commit
|
commitdiff
2016-03-02
Andrew Waterman
Use RV config string rather than FDT
commit
|
commitdiff
2015-11-13
Andrew Waterman
Generate device tree for target machine
commit
|
commitdiff
2015-09-25
Andrew Waterman
Refactor memory access code; add MMIO support
commit
|
commitdiff
2015-08-06
Andrew Waterman
Merge pull request #29 from pmundkur/devel
commit
|
commitdiff
2015-08-06
Prashanth Mundkur
Add an option (-l) to display a log of execution in...
commit
|
commitdiff
2015-06-06
Andrew Waterman
Merge pull request #25 from vapier/master
commit
|
commitdiff
2015-06-05
Mike Frysinger
add an interactive "pc" command
commit
|
commitdiff
2015-06-05
Mike Frysinger
unify interactive core processing
commit
|
commitdiff
2015-06-04
Andrew Waterman
Merge pull request #24 from vapier/master
commit
|
commitdiff
2015-06-04
Mike Frysinger
add a help screen to interactive mode
commit
|
commitdiff
2015-06-01
Andrew Waterman
Use single, shared real-time counter
commit
|
commitdiff
2015-04-04
Andrew Waterman
Support setting ISA/subsets with --isa flag
commit
|
commitdiff
2014-08-15
Christopher Celio
Added PC histogram option.
commit
|
commitdiff
2014-01-21
Quan Nguyen
Merge branch 'confprec'
commit
|
commitdiff
2014-01-14
Andrew Waterman
Improve performance for branchy code
commit
|
commitdiff
2013-11-25
Andrew Waterman
Update to new privileged ISA
commit
|
commitdiff
2013-11-05
Albert Ou
Merge branch 'master' of github.com:ucb-bar/riscv-isa...
commit
|
commitdiff
2013-10-29
Andrew Waterman
Pass target machine's return code back to OS
commit
|
commitdiff
2013-10-19
Yunsup Lee
refactor disassembler, and add hwacha disassembler
commit
|
commitdiff
2013-08-12
Andrew Waterman
Instructions are no longer member functions
commit
|
commitdiff
2013-07-26
Andrew Waterman
Generate instruction decoder dynamically
commit
|
commitdiff
2013-07-22
Andrew Waterman
Add xspike program
commit
|
commitdiff
2013-07-13
Andrew Waterman
Eliminate infinite loop in debug mode
commit
|
commitdiff
2013-07-13
Andrew Waterman
Exit cleanly from debug console
commit
|
commitdiff
2013-04-23
Andrew Waterman
destroy htif on simulator termination
commit
|
commitdiff
2013-03-30
Andrew Waterman
add load-reserved/store-conditional instructions
commit
|
commitdiff
2013-03-26
Andrew Waterman
add BSD license
commit
|
commitdiff
2013-02-13
Andrew Waterman
add I$/D$/L2$ simulators
commit
|
commitdiff
2013-01-26
Andrew Waterman
change htif to link against libfesvr
commit
|
commitdiff
2012-05-16
Andrew Waterman
fix htif interaction with interactive mode
commit
|
commitdiff
2012-05-09
Andrew Waterman
per-core tohost/fromhost registers
commit
|
commitdiff
2012-03-24
Andrew Waterman
new supervisor mode
commit
|
commitdiff
2011-06-20
Andrew Waterman
temporary undoing of renaming
commit
|
commitdiff
2011-06-13
Andrew Waterman
[sim] renamed to riscv-isa-run
commit
|
commitdiff
2011-06-12
Andrew Waterman
[xcc] minor performance tweaks
commit
|
commitdiff
2011-06-11
Andrew Waterman
[xcc] cleaned up mmu code
commit
|
commitdiff
2011-05-29
Andrew Waterman
[fesvr,xcc,sim] fixed multicore sim for akaros
commit
|
commitdiff
2011-05-01
Andrew Waterman
[sim] hacked in a dcache simulator
commit
|
commitdiff
2011-04-17
Andrew Waterman
[sim] added "str" debug command
commit
|
commitdiff
2011-04-15
Andrew Waterman
[sim] added icache simulator (disabled by default)
commit
|
commitdiff
2010-09-09
Andrew Waterman
Merge branch 'master' of /project/eecs/parlab/git/proje...
commit
|
commitdiff
2010-09-08
Yunsup Lee
[sim] add while to interactive_until
commit
|
commitdiff
2010-09-07
Andrew Waterman
[sim] fixed bug in msub.d; added ability to print FPRs...
commit
|
commitdiff
2010-08-10
Andrew Waterman
[sim] removed unused elf loader
commit
|
commitdiff
2010-07-22
Andrew Waterman
[pk,sim] first cut of appserver communication link
commit
|
commitdiff
2010-07-19
Andrew Waterman
Reorganized directory structure
commit
|
commitdiff