Verify that mtval/stval is written correctly on misaligned fetch
[riscv-tests.git] / benchmarks / pmp /
drwxr-xr-x   ..
-rw-r--r-- 5383 pmp.c