Enable LR/SC tests, even for uniprocessors
[riscv-tests.git] / isa / macros /
drwxr-xr-x   ..
drwxr-xr-x - scalar
drwxr-xr-x - vector