use git submodule soclayout for source files, rather than
[soc-cocotb-sim.git] / ls180 / SPBlock_512W64B8W.vhdl
2021-04-06 Staf VerhaegenAdd sim models for SRAM block.