projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c80e0e0) | patch
redo focus of virtual reg port to do only full datawidth not share with mini-regs
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 26 May 2020 22:02:47 +0000 (23:02 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 26 May 2020 22:02:47 +0000 (23:02 +0100)
commit89cfd95dc572da097a96a6e4653f152558b0173b
treea1ede46c7d4ffcefad8fd19b2e72a92107200bb8tree
parentc80e0e03f09d4eca75754b51fd2e472553d29241commit | diff
redo focus of virtual reg port to do only full datawidth not share with mini-regs
src/soc/regfile/virtual_port.py diff | blob | history