add rlwinm. test instruction (sets CR0)
[soc.git] / src / soc / fu / shift_rot / formal /
drwxr-xr-x   ..
-rw-r--r-- 4 .gitignore
-rw-r--r-- 4111 proof_main_stage.py