projects / litex.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
add Icarus verilog simulation workaround (needed to simulate SATA core)
[litex.git] / .gitignore
1 __pycache__
2 *.pyc
3 *.vcd