test MSR.SVF bit set after setvl Vertical-First mode set
[openpower-isa.git] / .gitignore
1 .*.sw?
2 __pycache__
3 build
4 dist