- Update README
[litex.git] / README
1 ################################################################################
2 # _____ _ ____ _ _ _ _
3 # | __|___ |_|___ _ _ | \|_|___|_| |_ ___| |
4 # | __| | | | . | | | | | | | . | | _| .'| |
5 # |_____|_|_|_| |___|_ | |____/|_|_ |_|_| |__,|_|
6 # |___| |___| |___|
7 #
8 # Copyright 2012 / Florent Kermarrec / florent@enjoy-digital.fr
9 #
10 # migScope
11 # ----------------------------------
12 ################################################################################
13
14
15
16 [> migScope
17 ------------
18
19 migScope is a small logic analyzer to be embedded in an FPGA.
20
21 While free vendor toolchains are generally used by beginners or for prototyping
22 (situations where having a logic analyser in the design is generally very
23 helpful) free toolchains are always provided without the proprietary logic
24 analyzer solution... :(
25
26 Based on Migen, migScope aims to provide a free, portable and flexible
27 alternative to vendor's solutions!
28
29 [> Specification:
30
31 migScope provides Migen cores to be embedded in the design and Python drivers to
32 control the logic analyzer from the Host. migScope automatically interconnects
33 all cores tothe CSR bus. When using Python on the Host, no needs to worry about
34 cores register mapping, importing migScope project gives you direct access to
35 all the cores!
36
37 migScope produces.vcd output files to be analyzed in your favorite waveform
38 viewer.
39
40 [> Status:
41 Complete flow tested on board with a classic Term. RangeDetector, EdgeDetector
42 still not tested.
43
44 [> Examples:
45 test_MigIo : Led & Switch Test controlled by Python Host.
46 test_MigLa : Logic Analyzer controlled by Python Host.
47
48 [> Contact
49 E-mail: florent@enjoy-digital.fr