README

   1                 __  ___  _   ____     _____
   2                /  |/  / (_) / __/__  / ___/
   3               / /|_/ / / / _\ \/ _ \/ /__
   4              /_/  /_/ /_/ /___/\___/\___/
   5
   6             Copyright 2007-2015 / M-Labs Ltd
   7             Copyright 2012-2015 / Enjoy-Digital
   8
   9     a high performance and small footprint SoC based on Migen
  10
  11 [> Features
  12 -----------
  13  * LatticeMico32 CPU, modified to include an optional MMU (experimental).
  14  * mor1kx (a better OpenRISC implementation) as alternative CPU option.
  15  * High performance memory controller capable of issuing several SDRAM commands
  16    per FPGA cycle.
  17  * Supports SDR, DDR, LPDDR, DDR2 and DDR3.
  18  * Provided peripherals: UART, GPIO, timer, GPIO, NOR flash controller, SPI
  19    flash controller, Ethernet MAC, and more.
  20  * High performance:
  21    - on Spartan-6, 83MHz system clock frequencies, 10+Gbps DDR
  22    SDRAM bandwidth, 1080p 32bpp framebuffer, etc.
  23    - on Kintex-7, 125MHz system clock frequencies (up to 200MHz without DDR3),
  24    64Gbps DDR3 SDRAM bandwidth.
  25  * Low resource usage: basic implementation fits easily in Spartan-6 LX9.
  26  * Portable and easy to customize thanks to Python- and Migen-based
  27    architecture.
  28  * Design new peripherals using Migen and benefit from automatic CSR maps
  29    and logic, etc.
  30  * Possibility to encapsulate legacy Verilog/VHDL code.
  31  * Complex FPGA cores that can be used integrated in MiSoC or in standalone:
  32      - LiteEth:   a small footprint and configurable Ethernet core
  33      - LiteSATA:  a small footprint and configurable SATA core
  34      - LiteScope: a small footprint and configurable logic analyzer core
  35
  36 MiSoC comes with built-in support for the following boards:
  37  * Mixxeo, the digital video mixer from M-Labs [XC6SLX45]
  38  * Milkymist One, the original M-Labs video synthesizer [XC6SLX45]
  39  * Papilio Pro, a simple and low-cost development board [XC6SLX9]
  40  * Pipistrello, a simple board with USB and HDMI [XC6SLX45]
  41  * De0 Nano, a simple and low-cost development board [CYCLONEIV]
  42  * KC705, a Kintex-7 devboard from Xilinx [XC7K325T]
  43 MiSoC is portable and support for other boards can easily be added as external
  44 modules.
  45
  46 [> Quick start guide
  47 --------------------
  48 1. Install Python 3.3+, Migen and FPGA vendor's development tools.
  49   Get Migen from: https://github.com/m-labs/migen
  50
  51 2. Install JTAG tools.
  52   For Mixxeo and M1:          http://urjtag.org
  53   For Papilio Pro and KC705:  http://xc3sprog.sourceforge.net
  54   For De0 Nano:               USBBlaster from Altera
  55   We recommend using xc3sprog for Xilinx devices, but Vivado programmer
  56   is also supported for Xilinx 7-series.
  57
  58 3. (Optional, only needed if you want to flash the bistream/software)
  59   Obtain and build any required flash proxy bitstreams. Flash proxy bitstreams
  60   give JTAG access to a flash chip through the FPGA.
  61   For Mixxeo and M1: https://github.com/m-labs/fjmem-m1
  62   For Papilio Pro:   https://github.com/GadgetFactory/Papilio-Loader
  63     (xc3sprog/trunk/bscan_spi/bscan_spi_lx9_papilio.bit)
  64   For KC705: https://github.com/m-labs/bscan_spi_kc705
  65
  66 4. Compile and install binutils. Take the latest version from GNU.
  67   mkdir build && cd build
  68   ../configure --target=lm32-elf
  69   make
  70   make install
  71
  72 5. Compile and install GCC. Take gcc-core and gcc-g++ from GNU (version 4.5 or >=4.9).
  73   rm -rf libstdc++-v3
  74   mkdir build && cd build
  75   ../configure --target=lm32-elf --enable-languages="c,c++" --disable-libgcc --disable-libssp
  76   make
  77   make install
  78
  79 6. Build and flash the BIOS and bitstream. Run from MiSoC:
  80   For Mixxeo:      ./make.py all
  81   For M1:          ./make.py -p m1 all
  82   For Papilio Pro: ./make.py -t ppro all
  83   For Pipistrello: ./make.py -t pipistrello all
  84   For De0 Nano:    ./make.py -t de0nano all load-bitstream
  85   For KC705:       ./make.py -t kc705 all
  86
  87   If just want to load the bitstream in volatile SRAM use:
  88     all load-bitstream
  89
  90 7. Run a terminal program on the board's serial port at 115200 8-N-1.
  91   You should get the BIOS prompt.
  92
  93 8. Read and experiment with the source!
  94   Come to our IRC channel and mailing list!
  95   A simple target is provided to test MiSoC easily with your board:
  96     Create your target with a clock and serial pins.
  97     Build and test it: ./make.py -t simple -p your_platform all load-bitstream
  98   If you don't have access to a FPGA board, you can also try MiSoC with Verilator:
  99     Download and install Verilator: http://www.veripool.org/
 100     Test it: ./make.py -t simple -p sim build-bitstream
 101
 102 [> License
 103 ----------
 104 MiSoC is released under the very permissive two-clause BSD license. Under
 105 the terms of this license, you are authorized to use MiSoC for
 106 closed-source proprietary designs.
 107 Even though we do not require you to do so, those things are awesome, so please
 108 do them if possible:
 109  * tell us that you are using MiSoC
 110  * cite MiSoC in publications related to research it has helped
 111  * send us feedback and suggestions for improvements
 112  * send us bug reports when something goes wrong
 113  * send us the modifications and improvements you have done to MiSoC.
 114    The use of "git format-patch" is recommended. If your submission is large and
 115    complex and/or you are not sure how to proceed, feel free to discuss it on
 116    the mailing list or IRC (#m-labs on Freenode) beforehand.
 117
 118 See LICENSE file for full copyright and license info.
 119
 120 [> Links
 121 --------
 122 Web:
 123   http://m-labs.hk
 124   http://enjoy-digital.fr
 125
 126 Code repository:
 127   https://github.com/m-labs/misoc
 128
 129 You can contact us on the public mailing list devel [AT] lists.m-labs.hk.