targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / doc / litex_logo.png
doc/litex_logo.png Reading blob failed.