gen/sim/vcd: allow continous update of vcd file and dynamic signals
[litex.git] / litex / gen / fhdl / __init__.py
1