soc/integration/cpu_interface: generate name for Memories in get_csr_header
[litex.git] / litex / soc / __init__.py
1