wishbone: optimise SRAM addr_width
[nmigen-soc.git] / nmigen_soc / wishbone / __init__.py
1 from .bus import *
2 from .sram import *