from nmigen.compat.sim import run_simulation
from nmigen.cli import verilog, rtlil
from nmigen import Record, Signal, Module, Const, Elaboratable, Mux
from nmigen.compat.sim import run_simulation
from nmigen.cli import verilog, rtlil
from nmigen import Record, Signal, Module, Const, Elaboratable, Mux