projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d96bbfe) | patch
add separate DummyPLL module, according to API discussed at
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 10 Nov 2020 15:49:56 +0000 (15:49 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 10 Nov 2020 16:40:41 +0000 (16:40 +0000)
commit24db09479206b80df2b57846d61720e729021053
tree77aeebd221074ea4f749c291308ab3eb0ad60d4btree
parentd96bbfeeaefc2c188deeaccd6885ce08fb8e0093commit | diff
add separate DummyPLL module, according to API discussed at
https://bugs.libre-soc.org/show_bug.cgi?id=155#c21
;
src/soc/clock/dummypll.py [new file with mode: 0644] blob
src/soc/clock/select.py diff | blob | history