projects
/
soclayout.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0e83dd8
)
set other nets to input in fake 4k SRAM cell
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 27 May 2021 13:59:36 +0000
(13:59 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 27 May 2021 13:59:36 +0000
(13:59 +0000)
experiments9/LibreSOCMem.py
patch
|
blob
|
history
diff --git
a/experiments9/LibreSOCMem.py
b/experiments9/LibreSOCMem.py
index 3bb757d3817012908a489ed07c3c50dc3106f9a0..8489df4d4cad4d0a250926107683a90cd5e78a4a 100644
(file)
--- a/
experiments9/LibreSOCMem.py
+++ b/
experiments9/LibreSOCMem.py
@@
-251,9
+251,11
@@
def _load():
net.setExternal(True)
NetExternalComponents.setExternal(pin)
# q is an output, has to be explicitly set as output
- # everything else
can kinda get away with not being se
t
+ # everything else
set to inpu
t
if name == 'q':
net.setDirection( Net.Direction.OUT )
+ else:
+ net.setDirection( Net.Direction.IN )
# separate the pin groups
x += step * 3