framebuffer: fake DMA for testing (WIP)
[litex.git] / constraints.py
2012-07-01 Sebastien BourdeauducqWork around imbecilic timing constraints system
2012-06-17 Sebastien BourdeauducqVGA framebuffer connections
2012-05-19 Sebastien BourdeauducqAdd Ethernet MAC
2012-04-02 Sebastien BourdeauducqRemove uses of pads, new constraints system
2012-02-19 Sebastien Bourdeauducqs6ddrphy: clock, address and command
2012-02-19 Sebastien BourdeauducqPrepare for new DDR PHY
2012-02-17 Sebastien BourdeauducqConnect DDR PHY
2012-02-16 Sebastien BourdeauducqGenerate all clocks for the DDR PHY
2011-12-17 Sebastien BourdeauducqMultiply system clock
2011-12-16 Sebastien BourdeauducqProper reset generation
2011-12-16 Sebastien BourdeauducqPay a bit more attention to PEP8
2011-12-13 Sebastien BourdeauducqInitial import