projects / litex.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
sim: fix slice assign
[litex.git] / migen / sim / core.py
2015-09-22 Sebastien Bourdeauducqsim: fix slice assign blob | commitdiff | raw
2015-09-21 Sebastien Bourdeauducqsim: insert resets, support ClockSignal and ResetSignal blob | commitdiff | raw | diff to current
2015-09-21 Sebastien Bourdeauducqsim: drive clock signals blob | commitdiff | raw | diff to current
2015-09-21 Sebastien Bourdeauducqsim: VCD output support blob | commitdiff | raw | diff to current