projects / nmigen-soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
wishbone: fix SRAM; improve tests for Decoder & Arbiter
[nmigen-soc.git] / nmigen_soc / test / test_wishbone_bus.py
2020-03-01 Harry Howishbone: fix SRAM; improve tests for Decoder & Arbiter wishbone_interconnect blob | commitdiff | raw
2020-01-29 Harry Howishbone.bus: borrow & re-design Arbiter from 'jfng... blob | commitdiff | raw | diff to current
2020-01-29 Harry Howishbone: add a simple test for InterconnectShared blob | commitdiff | raw | diff to current
2020-01-22 Jean-François Nguyenwishbone.bus: add Arbiter. blob | commitdiff | raw | diff to current
2019-10-26 whitequarkwishbone.bus: add Decoder. blob | commitdiff | raw | diff to current
2019-10-26 whitequarkwishbone.bus.Interface: add support for LOCK_IO signal. blob | commitdiff | raw | diff to current
2019-10-26 whitequarkAdd missing tests (100% branch coverage!) blob | commitdiff | raw | diff to current
2019-10-25 whitequarkwishbone.bus: add Interface. blob | commitdiff | raw | diff to current