bug #1183: attempt first ddffirst mapreduce mode
[openpower-isa.git] / openpower / isa / bitmanip.mdwn
2023-12-22 Luke Kenneth Casso... add first gather instruction pseudocode
2023-12-22 Jacob Lifshayremove grev, leaving unit tests for later use by grevlut
2023-06-02 Luke Kenneth Casso... https://bugs.libre-soc.org/show_bug.cgi?id=1091
2023-06-02 Jacob Lifshayadd shaddw
2023-06-02 Jacob Lifshayspelling fix
2023-06-02 Dmitry Selyutinbitmanip.mdwn: add missing Rc static operand
2023-06-02 Dmitry Selyutinbitmanip.mdwn: avoid overflow for m variable
2023-06-02 Dmitry SelyutinRevert "Revert "https://bugs.libre-soc.org/show_bug...
2023-06-02 Dmitry SelyutinRevert "corrections to shadd/uw after reverting to...
2023-06-02 Luke Kenneth Casso... corrections to shadd/uw after reverting to switch
2023-06-02 Luke Kenneth Casso... Revert "https://bugs.libre-soc.org/show_bug.cgi?id...
2023-06-02 Luke Kenneth Casso... https://bugs.libre-soc.org/show_bug.cgi?id=966#c4
2023-06-02 Luke Kenneth Casso... comments
2023-06-02 Luke Kenneth Casso... shadd pseudocode cleanup
2023-06-02 Dmitry Selyutinbitmanip.mdwn: support shadd/shadduw instructions
2022-08-30 Luke Kenneth Casso... correct the bitmanip pseudocode to remove spaces from...
2022-05-03 Jacob Lifshayadd Rc to ternlogi
2022-01-18 Jacob Lifshaygrev[w][i][.] pseudo-code works
2022-01-14 Jacob Lifshayremove stray newline
2022-01-14 Jacob Lifshayadd grev[w][i][.] pseudo-code
2021-12-11 Luke Kenneth Casso... remove ROTL64(1, idx), just use TLI[7-idx] it is shorte...
2021-12-11 Luke Kenneth Casso... use concat in ternlogi to reduce code size
2021-12-10 Jacob Lifshaychange ternlogi to not have Rc field
2021-12-09 Jacob Lifshayadd initial ternlogi pseudo-code