projects
/
openpower-isa.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
add mm=1 svindex test, setting single targetted SVSHAPE
[openpower-isa.git]
/
src
/
openpower
/
decoder
/
decode2execute1.py
2022-01-19
Luke Kenneth Casso...
add spr-to-state conversion, and support for state1...
blob
|
commitdiff
|
raw
2022-01-15
Luke Kenneth Casso...
add atomic reservation field to Power Decoder data...
blob
|
commitdiff
|
raw
|
diff to current
2021-11-17
Luke Kenneth Casso...
XER regspec_decode_write was not sophisticated enough.
blob
|
commitdiff
|
raw
|
diff to current
2021-11-16
Luke Kenneth Casso...
name of cr reg3 was numbered 2
blob
|
commitdiff
|
raw
|
diff to current
2021-07-14
Luke Kenneth Casso...
update SVSTATE to 64 bit length
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
whoops asmcode length (number of instructions) went...
blob
|
commitdiff
|
raw
|
diff to current
2021-05-26
Lauri Kasanen
Use log in decoder/*
blob
|
commitdiff
|
raw
|
diff to current
2021-05-05
Luke Kenneth Casso...
move SVP64 RM mode decoder into PowerDecodeSubset
blob
|
commitdiff
|
raw
|
diff to current
2021-05-04
Luke Kenneth Casso...
IssuerDecode2ToOperand needs svstate (matching msr...
blob
|
commitdiff
|
raw
|
diff to current
2021-05-04
Luke Kenneth Casso...
add fast3 to PowerDecoder and regspec map
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
resolving imports changing over
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
add first openpower decoder files, copied from soc...
blob
|
commitdiff
|
raw
|
diff to current