projects
/
openpower-isa.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
convert test_caller_setvl.py to new vector numbering convention
[openpower-isa.git]
/
src
/
openpower
/
decoder
/
isa
/
test_caller_setvl.py
2022-07-05
Luke Kenneth Casso...
convert test_caller_setvl.py to new vector numbering...
blob
|
commitdiff
|
raw
2022-07-02
Luke Kenneth Casso...
add setvl CTR tests, fix CTR mode
blob
|
commitdiff
|
raw
|
diff to current
2022-07-02
Luke Kenneth Casso...
setvl has new CTR mode, making room in encoding needed
blob
|
commitdiff
|
raw
|
diff to current
2022-06-26
Luke Kenneth Casso...
add predicate mask test svstep
blob
|
commitdiff
|
raw
|
diff to current
2022-06-26
Luke Kenneth Casso...
add predicated srcstep
blob
|
commitdiff
|
raw
|
diff to current
2022-06-26
Luke Kenneth Casso...
make svstep output srcstep/dststep, basically viota
blob
|
commitdiff
|
raw
|
diff to current
2021-07-24
Luke Kenneth Casso...
added an extra SVP64 instruction, svstep, to replace...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-24
Luke Kenneth Casso...
add ability to get current SVSHAPE indices into a register,
blob
|
commitdiff
|
raw
|
diff to current
2021-07-20
Luke Kenneth Casso...
add inner sub-loop testing from svstep Rc=1
blob
|
commitdiff
|
raw
|
diff to current
2021-07-19
Luke Kenneth Casso...
bit of a reorg, adding option to test end of inner...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-15
Luke Kenneth Casso...
stop using MSR vfirst bit, move to SVSTATE bit 63 instead
blob
|
commitdiff
|
raw
|
diff to current
2021-07-15
Luke Kenneth Casso...
add extra "persistence" bit to svremap instruction
blob
|
commitdiff
|
raw
|
diff to current
2021-07-15
Luke Kenneth Casso...
big intrusive update: merge SVREMAP with SVSTATE, remov...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-14
Luke Kenneth Casso...
subtract one from SVi field for setvl assembler
blob
|
commitdiff
|
raw
|
diff to current
2021-07-11
Luke Kenneth Casso...
add svremap instruction into ISACaller
blob
|
commitdiff
|
raw
|
diff to current
2021-07-09
Luke Kenneth Casso...
comments in unit test
blob
|
commitdiff
|
raw
|
diff to current
2021-07-09
Luke Kenneth Casso...
add Vertical-First explicit branch-loop using svstep...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
end SVP64 "Vertical First" mode on rollover when end...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
add CR0 setting and unit test on svstep
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
test MSR.SVF bit set after setvl Vertical-First mode set
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
testing new setvl "svstep" mode
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
add ability to explicitly increment SVSTATE srcstep...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-08
Luke Kenneth Casso...
add in extra "vertical" mode into SVP64 setvl
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
resolving imports changing over
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
add pseudo and isa
blob
|
commitdiff
|
raw
|
diff to current
projects / openpower-isa.git / history