projects
/
openpower-isa.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
add LD-half-swap for i-DCT which does not work. redesign needed
[openpower-isa.git]
/
src
/
openpower
/
decoder
/
isa
/
test_caller_svp64_ldst.py
2021-08-01
Luke Kenneth Casso...
add LD-half-swap for i-DCT which does not work. redesig...
blob
|
commitdiff
|
raw
2021-07-28
Luke Kenneth Casso...
got DCT LD-bit-rev demo operational in unit test
blob
|
commitdiff
|
raw
|
diff to current
2021-07-28
Luke Kenneth Casso...
fix LD/ST bitreverse with Matrix REMAP to instead be...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-28
Luke Kenneth Casso...
argh, have LD-bitreverse select the offset from RA...
blob
|
commitdiff
|
raw
|
diff to current
2021-07-22
Luke Kenneth Casso...
add hybrid LD-ST-bitreverse with REMAP as an experiment
blob
|
commitdiff
|
raw
|
diff to current
2021-07-22
Luke Kenneth Casso...
corrections to SVP64 LD/ST unit tests
blob
|
commitdiff
|
raw
|
diff to current
2021-07-17
Luke Kenneth Casso...
add FP LOAD bit-reversed operations to ISACaller simulator
blob
|
commitdiff
|
raw
|
diff to current
2021-06-29
Luke Kenneth Casso...
re-enable accidentally-disabled sv ld/st tests
blob
|
commitdiff
|
raw
|
diff to current
2021-06-26
Luke Kenneth Casso...
add LD bit-reversed unit test
blob
|
commitdiff
|
raw
|
diff to current
2021-05-30
Luke Kenneth Casso...
add "normal" element-strided LD/ST decode/support to...
blob
|
commitdiff
|
raw
|
diff to current
2021-05-29
Luke Kenneth Casso...
comments
blob
|
commitdiff
|
raw
|
diff to current
2021-05-29
Luke Kenneth Casso...
add unit-strided LD/ST ISACaller SVP64 unit test
blob
|
commitdiff
|
raw
|
diff to current