targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / test / __init__.py
2017-04-24 Florent Kermarrecadd test directory with test_code_8b10b.py (from misoc)