targets: add versa_ecp5 with sdram (ecp5 soc hat) at 25MHz/no pll
[litex.git] / test / test_targets.py
2018-09-24 Florent Kermarrectest/test_targets: test simple design with all platforms
2018-09-23 Florent Kermarrectest/test_targets: update and reorganize targets
2018-02-23 Florent Kermarrecreplace litex.gen imports with migen imports
2017-04-24 Florent Kermarrectest/test_targets: check top.v generation
2017-04-24 Florent Kermarrectest: add basic test_targets.py