projects
/
litex.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
software/include/hw: add flash offset for filesystem
[litex.git]
/
top.py
2012-05-22
Sebastien Bourdeauducq
Clock frequency detection
blob
|
commitdiff
|
raw
2012-05-21
Sebastien Bourdeauducq
Common interrupt numbers
blob
|
commitdiff
|
raw
|
diff to current
2012-05-21
Sebastien Bourdeauducq
Add timer
blob
|
commitdiff
|
raw
|
diff to current
2012-05-20
Sebastien Bourdeauducq
Connect Ethernet IRQ
blob
|
commitdiff
|
raw
|
diff to current
2012-05-19
Sebastien Bourdeauducq
Add Ethernet MAC
blob
|
commitdiff
|
raw
|
diff to current
2012-05-16
Sebastien Bourdeauducq
Identifier
blob
|
commitdiff
|
raw
|
diff to current
2012-05-16
Sebastien Bourdeauducq
Get CSR base addresses from include file
blob
|
commitdiff
|
raw
|
diff to current
2012-04-02
Sebastien Bourdeauducq
Remove uses of pads, new constraints system
blob
|
commitdiff
|
raw
|
diff to current
2012-03-18
Sebastien Bourdeauducq
asmicon: multiplexer (untested)
blob
|
commitdiff
|
raw
|
diff to current
2012-03-18
Sebastien Bourdeauducq
asmicon: move slot time to timing settings
blob
|
commitdiff
|
raw
|
diff to current
2012-03-17
Sebastien Bourdeauducq
asmicon: bank machine (untested)
blob
|
commitdiff
|
raw
|
diff to current
2012-03-15
Sebastien Bourdeauducq
asmicon: refresher (untested)
blob
|
commitdiff
|
raw
|
diff to current
2012-03-14
Sebastien Bourdeauducq
asmicon: skeleton
blob
|
commitdiff
|
raw
|
diff to current
2012-02-20
Sebastien Bourdeauducq
s6ddrphy: write path OK in simulation
blob
|
commitdiff
|
raw
|
diff to current
2012-02-19
Sebastien Bourdeauducq
Prepare for new DDR PHY
blob
|
commitdiff
|
raw
|
diff to current
2012-02-18
Sebastien Bourdeauducq
Send SDRAM initialization sequence and answer PHY read...
blob
|
commitdiff
|
raw
|
diff to current
2012-02-17
Sebastien Bourdeauducq
DFI injector (untested)
blob
|
commitdiff
|
raw
|
diff to current
2012-02-17
Sebastien Bourdeauducq
Map DDR PHY controls in CSR
blob
|
commitdiff
|
raw
|
diff to current
2012-02-17
Sebastien Bourdeauducq
Connect DDR PHY
blob
|
commitdiff
|
raw
|
diff to current
2012-02-16
Sebastien Bourdeauducq
Generate all clocks for the DDR PHY
blob
|
commitdiff
|
raw
|
diff to current
2012-02-13
Sebastien Bourdeauducq
Include Wishbone to ASMI bridge
blob
|
commitdiff
|
raw
|
diff to current
2012-02-06
Sebastien Bourdeauducq
sram: fix sub-word write
blob
|
commitdiff
|
raw
|
diff to current
2012-02-06
Sebastien Bourdeauducq
top: connect UART IRQ
blob
|
commitdiff
|
raw
|
diff to current
2012-02-05
Sebastien Bourdeauducq
Memory map
blob
|
commitdiff
|
raw
|
diff to current
2012-01-27
Sebastien Bourdeauducq
Add on-chip SRAM
blob
|
commitdiff
|
raw
|
diff to current
2012-01-21
Sebastien Bourdeauducq
Use meaningful class names
blob
|
commitdiff
|
raw
|
diff to current
2012-01-20
Sebastien Bourdeauducq
Use new verilog.convert API
blob
|
commitdiff
|
raw
|
diff to current
2012-01-13
Sebastien Bourdeauducq
convtools -> tools
blob
|
commitdiff
|
raw
|
diff to current
2012-01-05
Sebastien Bourdeauducq
Convert -> convert
blob
|
commitdiff
|
raw
|
diff to current
2011-12-17
Sebastien Bourdeauducq
uart: new design using FHDL and bank (TX only, incomplete)
blob
|
commitdiff
|
raw
|
diff to current
2011-12-17
Sebastien Bourdeauducq
Multiply system clock
blob
|
commitdiff
|
raw
|
diff to current
2011-12-16
Sebastien Bourdeauducq
Proper reset generation
blob
|
commitdiff
|
raw
|
diff to current
2011-12-16
Sebastien Bourdeauducq
Pay a bit more attention to PEP8
blob
|
commitdiff
|
raw
|
diff to current
2011-12-13
Sebastien Bourdeauducq
Initial import
blob
|
commitdiff
|
raw
|
diff to current