Prepare for new DDR PHY
[litex.git] / top.py
2012-02-19 Sebastien BourdeauducqPrepare for new DDR PHY
2012-02-18 Sebastien BourdeauducqSend SDRAM initialization sequence and answer PHY read...
2012-02-17 Sebastien BourdeauducqDFI injector (untested)
2012-02-17 Sebastien BourdeauducqMap DDR PHY controls in CSR
2012-02-17 Sebastien BourdeauducqConnect DDR PHY
2012-02-16 Sebastien BourdeauducqGenerate all clocks for the DDR PHY
2012-02-13 Sebastien BourdeauducqInclude Wishbone to ASMI bridge
2012-02-06 Sebastien Bourdeauducqsram: fix sub-word write
2012-02-06 Sebastien Bourdeauducqtop: connect UART IRQ
2012-02-05 Sebastien BourdeauducqMemory map
2012-01-27 Sebastien BourdeauducqAdd on-chip SRAM
2012-01-21 Sebastien BourdeauducqUse meaningful class names
2012-01-20 Sebastien BourdeauducqUse new verilog.convert API
2012-01-13 Sebastien Bourdeauducqconvtools -> tools
2012-01-05 Sebastien BourdeauducqConvert -> convert
2011-12-17 Sebastien Bourdeauducquart: new design using FHDL and bank (TX only, incomplete)
2011-12-17 Sebastien BourdeauducqMultiply system clock
2011-12-16 Sebastien BourdeauducqProper reset generation
2011-12-16 Sebastien BourdeauducqPay a bit more attention to PEP8
2011-12-13 Sebastien BourdeauducqInitial import