projects / litex.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
litex.git
2015-02-28 Florent Kermarrecgensoc: parameter check is now more restrictive, add... | commitdiff
2015-02-27 Florent Kermarrectest minicon with de0nano (OK) and fix missing self... | commitdiff
2015-02-27 Florent Kermarrecgensoc: move I/O for rom initialization to make.py | commitdiff
2015-02-27 Florent Kermarrectargets: add de0nano (100MHz, integrated bios and SDRAM) | commitdiff
2015-02-27 Florent Kermarrecmake.py fix indent | commitdiff
2015-02-27 Florent Kermarrecbios: we can now use -Ot with_rom True on targets to... | commitdiff
2015-02-27 Florent Kermarrectargets: fix MiniSoC | commitdiff
2015-02-27 Florent Kermarrecsdram: import dfi, lasmibus, wishbone2lasmi from Migen... | commitdiff
2015-02-27 Florent Kermarrecgensoc: make it more generic (a SoC does not necessaril... | commitdiff
2015-02-27 Florent Kermarrecreserve csr_map 0-->16 for gensoc internal csrs | commitdiff
2015-02-27 Florent Kermarrecuse cachesize reported in wishbone2lasmi | commitdiff
2015-02-27 Florent Kermarreccreate cpu dir and move lm32/mor1kx in it | commitdiff
2015-02-27 Florent Kermarrecmove memtest to sdram | commitdiff
2015-02-27 Florent Kermarrecreplace self._r_register by self._register in all CSR... | commitdiff
2015-02-27 Florent Kermarrecmake.py: avoid some actions in make all (do not flash... | commitdiff
2015-02-27 Florent Kermarrecgensoc: add check_cpu_memory_region and check_csr_regio... | commitdiff
2015-02-27 Florent Kermarrecliteeth: move doc | commitdiff
2015-02-27 Robert Jordensadd pipistrello target | commitdiff
2015-02-27 Robert Jordensgensoc: missing self. | commitdiff
2015-02-27 Sebastien BourdeauducqMerge branch 'master' of https://github.com/m-labs... | commitdiff
2015-02-26 Yann Sionneautarget/kc705: allow access to pll_sys signal before... | commitdiff
2015-02-26 Florent Kermarrecgensoc: cpus now directly add their verilog sources | commitdiff
2015-02-26 Florent Kermarrecgensoc: add mem_map and mem_decoder to avoid duplications | commitdiff
2015-02-26 Florent Kermarrecgensoc: get platform_id from platform | commitdiff
2015-02-26 Florent Kermarrectargets/simple: make it generic (no default_platform... | commitdiff
2015-02-26 Florent Kermarrecliteeth: fix example_designs generation | commitdiff
2015-02-26 Florent Kermarrecliteeth: fix import (from liteeth --> from misoclib... | commitdiff
2015-02-26 Florent Kermarrecmove files to liteeeth and create example_designs directory | commitdiff
2015-02-25 Sebastien Bourdeauducqremove litex submodule | commitdiff
2015-02-25 Sebastien Bourdeauducqmerge liteeth | commitdiff
2015-02-25 Sebastien Bourdeauducqmove files for misoc integration | commitdiff
2015-02-25 Florent Kermarrecphy/sim: generate sop/eop | commitdiff
2015-02-24 Florent Kermarrecadd sim phy | commitdiff
2015-02-22 Florent Kermarrectest: add make.py to replace static config.py file | commitdiff
2015-02-22 Florent Kermarrectty working | commitdiff
2015-02-22 Florent Kermarrecmac: add padding | commitdiff
2015-02-21 Florent Kermarrecdoc: remove IP | commitdiff
2015-02-21 Florent Kermarrecadd tty over udp (will need mac to insert padding) | commitdiff
2015-02-21 Florent Kermarrecremove MiSoC dependency | commitdiff
2015-02-18 Florent Kermarrecupdate LiteX | commitdiff
2015-02-18 Florent Kermarrectargets/kc705: fix csr address conflict on eth | commitdiff
2015-02-18 Florent Kermarrecadd LiteX external core and remove ethmac | commitdiff
2015-02-18 Florent Kermarrecremove verilog and move mxcrg.v to misoclib/mxcrg | commitdiff
2015-02-18 Florent Kermarrecmove lm32/mor1kx submodules to extcores | commitdiff
2015-02-18 Florent Kermarrecgensoc: call do_exit after SoC is built | commitdiff
2015-02-18 Florent Kermarrecupdate LiteScope | commitdiff
2015-02-18 Florent Kermarrecreadme/make.py: add powered by Migen | commitdiff
2015-02-17 Florent Kermarreclogo : add powered by Migen | commitdiff
2015-02-17 Florent Kermarreccreate BaseSoC as a basic example design and build... | commitdiff
2015-02-17 Florent Kermarrectest: we can now test regs with Etherbone | commitdiff
2015-02-16 Florent Kermarrecetherbone: fix addressing | commitdiff
2015-02-16 Florent Kermarrecmac: fix missing core csr generation | commitdiff
2015-02-14 Florent Kermarrecgensoc: add csr_data_width and csr_address_width as... | commitdiff
2015-02-14 Florent Kermarrecadd setup.py | commitdiff
2015-02-12 Florent Kermarrecupdate download instructions | commitdiff
2015-02-12 Florent Kermarrecsimplify litescope export with do_exit call | commitdiff
2015-02-12 Florent Kermarrecetherbone: reads OK on hardware | commitdiff
2015-02-12 Florent Kermarrecetherbone: writes OK on hardware | commitdiff
2015-02-12 Florent Kermarrecetherbone: add more debug signals | commitdiff
2015-02-12 Florent Kermarrecetherbone: probing OK on hardware | commitdiff
2015-02-12 Florent Kermarrecetherbone: simplify model usage | commitdiff
2015-02-12 Florent Kermarrecetherbone: create example design target | commitdiff
2015-02-12 Florent Kermarreccosmetic: define params before payload | commitdiff
2015-02-12 Florent Kermarrecetherbone_tb: add autocheck | commitdiff
2015-02-12 Florent Kermarreccode cleanup | commitdiff
2015-02-12 Florent Kermarrecmove generic modules to generic/__init__.py | commitdiff
2015-02-12 Florent Kermarrecetherbone: cleanup | commitdiff
2015-02-11 Florent Kermarrecetherbone_tb OK (will need cleanup) | commitdiff
2015-02-11 Florent Kermarrecetherbone: wishbone reads seems OK in simulation | commitdiff
2015-02-11 Florent Kermarrecetherbone: wishbone writes seems OK in simulation | commitdiff
2015-02-11 Florent Kermarrecetherbone: code wishbone master | commitdiff
2015-02-11 Florent Kermarrecetherbone: record wip | commitdiff
2015-02-11 Florent Kermarrecetherbone: add record depacketizer/packetizer (wip) | commitdiff
2015-02-11 Florent Kermarrecetherbone: add etherbone_tb, able to probe etherbone... | commitdiff
2015-02-11 Florent Kermarrecmodels: use .format everywhere | commitdiff
2015-02-11 Florent Kermarrecetherbone: cleanup model | commitdiff
2015-02-10 Florent Kermarrecetherbone: clean up ohwr dissector, Python model checke... | commitdiff
2015-02-10 Florent Kermarrecetherbone: add model skeleton | commitdiff
2015-02-10 Florent Kermarrecetherbone: add dissector from ohwr.org | commitdiff
2015-02-10 Florent Kermarrecetherbone: wip | commitdiff
2015-02-10 Florent Kermarrectest_udp: test loopback on port 6000 (dw=8) and port... | commitdiff
2015-02-10 Florent Kermarrectargets/udp: create udp loopback on port 8000 with... | commitdiff
2015-02-10 Florent Kermarrecphy: add hw_init_reset (useful when used without CPU) | commitdiff
2015-02-10 Florent Kermarreccreate Port class and remove connect method of mac... | commitdiff
2015-02-10 Florent Kermarrecmove more things to common files | commitdiff
2015-02-10 Florent Kermarrecgeneric: add crossbar and use it in mac/ip/udp | commitdiff
2015-02-10 Florent KermarrecREADME: use migen fork for now | commitdiff
2015-02-10 Florent Kermarrecudp/crossbar: add possibility to get port with dw ... | commitdiff
2015-02-10 Florent Kermarrecuse new Migen feature: payload_layout/param_layout | commitdiff
2015-02-10 Florent Kermarrecmake packetizer/depacketizer more generic (remove width... | commitdiff
2015-02-09 Florent Kermarrecdoc: init | commitdiff
2015-02-09 Florent Kermarrecetherbone: add skeleton | commitdiff
2015-02-09 Florent KermarrecREADME: update | commitdiff
2015-02-09 Florent Kermarrecicmp: replace fifo with packet buffer and reduce buffering | commitdiff
2015-02-09 Florent Kermarrecuse PacketBuffer for udp loopback | commitdiff
2015-02-09 Florent Kermarrecmac: fix gap inserter/checker | commitdiff
2015-02-09 Florent Kermarrecip: pipeline checksum to improve timings | commitdiff
2015-02-09 Florent Kermarrecimprove RX timings (make valid synchronous) | commitdiff
2015-02-09 Florent Kermarrecadd test_la.py | commitdiff
2015-02-09 Florent Kermarrecmac: add interpacket gap inserter/checker | commitdiff
next