Luke Kenneth Casson Leighton [Thu, 16 May 2019 15:41:53 +0000 (16:41 +0100)]
reorg instr test issue
Luke Kenneth Casson Leighton [Thu, 16 May 2019 11:34:31 +0000 (12:34 +0100)]
add back in rd-flag qualification into fn unit
Luke Kenneth Casson Leighton [Thu, 16 May 2019 11:07:43 +0000 (12:07 +0100)]
bring in go_rd_i into 6600 scoreboard, on 1-clock delay
Luke Kenneth Casson Leighton [Thu, 16 May 2019 11:07:02 +0000 (12:07 +0100)]
and in go_rd_i into group picker read
Luke Kenneth Casson Leighton [Thu, 16 May 2019 11:06:45 +0000 (12:06 +0100)]
remove & rd_l.q, is now in group picker
Luke Kenneth Casson Leighton [Thu, 16 May 2019 11:02:36 +0000 (12:02 +0100)]
add in go_rd
Luke Kenneth Casson Leighton [Thu, 16 May 2019 06:58:48 +0000 (07:58 +0100)]
experiment lock out of registers in read vector
Luke Kenneth Casson Leighton [Thu, 16 May 2019 04:22:07 +0000 (05:22 +0100)]
sync function unit src/dest
Luke Kenneth Casson Leighton [Thu, 16 May 2019 04:02:23 +0000 (05:02 +0100)]
getting there with instruction overlapping
Luke Kenneth Casson Leighton [Wed, 15 May 2019 17:13:01 +0000 (18:13 +0100)]
try random inputs
Luke Kenneth Casson Leighton [Wed, 15 May 2019 15:23:43 +0000 (16:23 +0100)]
write-after-read hazard working
Luke Kenneth Casson Leighton [Wed, 15 May 2019 15:11:46 +0000 (16:11 +0100)]
make global pending sync-delayed
Luke Kenneth Casson Leighton [Wed, 15 May 2019 15:06:47 +0000 (16:06 +0100)]
make fn unit invert readable, however qualify with rd latch
Luke Kenneth Casson Leighton [Wed, 15 May 2019 07:29:00 +0000 (08:29 +0100)]
increase counter, experiment with longer completion times
Luke Kenneth Casson Leighton [Wed, 15 May 2019 06:48:51 +0000 (07:48 +0100)]
very weird: invert readable vector, cscore works
Luke Kenneth Casson Leighton [Tue, 14 May 2019 09:35:41 +0000 (10:35 +0100)]
experimenting with cscore, overlapping instructions
Luke Kenneth Casson Leighton [Tue, 14 May 2019 09:02:54 +0000 (10:02 +0100)]
inverted global write pend vector, on creation of readable signal,
seems to work
Luke Kenneth Casson Leighton [Tue, 14 May 2019 09:02:18 +0000 (10:02 +0100)]
experimenting with score6600
Luke Kenneth Casson Leighton [Tue, 14 May 2019 04:37:09 +0000 (05:37 +0100)]
experimenting with cscore
Luke Kenneth Casson Leighton [Tue, 14 May 2019 04:27:09 +0000 (05:27 +0100)]
latch Function Unit registers based on "issue" signal
Luke Kenneth Casson Leighton [Mon, 13 May 2019 22:24:07 +0000 (23:24 +0100)]
comb on intpick
Luke Kenneth Casson Leighton [Mon, 13 May 2019 22:08:16 +0000 (23:08 +0100)]
score6600 working without FunctionUnit (using dep matrices)
Luke Kenneth Casson Leighton [Mon, 13 May 2019 21:07:54 +0000 (22:07 +0100)]
sync on req_rel
Luke Kenneth Casson Leighton [Mon, 13 May 2019 21:07:38 +0000 (22:07 +0100)]
return to latch on src for oper
Luke Kenneth Casson Leighton [Mon, 13 May 2019 19:03:23 +0000 (20:03 +0100)]
rename intermediate signals to wr_wait/rd_wait
Luke Kenneth Casson Leighton [Mon, 13 May 2019 19:01:29 +0000 (20:01 +0100)]
split out readable/writable setup
Luke Kenneth Casson Leighton [Mon, 13 May 2019 14:32:18 +0000 (15:32 +0100)]
go_rd/go_wr not arrays any more
Luke Kenneth Casson Leighton [Mon, 13 May 2019 13:38:15 +0000 (14:38 +0100)]
use operand latch, seems to work (6600 not cscore)
Luke Kenneth Casson Leighton [Mon, 13 May 2019 13:20:41 +0000 (14:20 +0100)]
add fn-unit src/dest latch registers
Luke Kenneth Casson Leighton [Mon, 13 May 2019 07:38:58 +0000 (08:38 +0100)]
make read/write-pending syncd
Luke Kenneth Casson Leighton [Mon, 13 May 2019 07:30:01 +0000 (08:30 +0100)]
use signals instead of arrays
Luke Kenneth Casson Leighton [Mon, 13 May 2019 06:30:10 +0000 (07:30 +0100)]
make insn_i a signal of length n_insns instead of Array
Luke Kenneth Casson Leighton [Sun, 12 May 2019 17:14:26 +0000 (18:14 +0100)]
scoreboard 6600 semi-working (sync/comb issue)
Luke Kenneth Casson Leighton [Sun, 12 May 2019 16:45:15 +0000 (17:45 +0100)]
remove unneeded imports
Luke Kenneth Casson Leighton [Sun, 12 May 2019 16:37:25 +0000 (17:37 +0100)]
experimenting / debugging score6600
Luke Kenneth Casson Leighton [Sun, 12 May 2019 16:02:53 +0000 (17:02 +0100)]
split function units (and read/write pending vectors) to separate module
Luke Kenneth Casson Leighton [Sun, 12 May 2019 14:55:18 +0000 (15:55 +0100)]
split computation units to separate class
Luke Kenneth Casson Leighton [Sun, 12 May 2019 14:23:01 +0000 (15:23 +0100)]
add debug prints
Luke Kenneth Casson Leighton [Sat, 11 May 2019 16:17:17 +0000 (17:17 +0100)]
debugging score6600 matrix
Luke Kenneth Casson Leighton [Sat, 11 May 2019 11:50:41 +0000 (12:50 +0100)]
debug score6600
Luke Kenneth Casson Leighton [Sat, 11 May 2019 10:47:36 +0000 (11:47 +0100)]
dependence cell, src2 is combinatorial (latch is already synchronous)
Luke Kenneth Casson Leighton [Sat, 11 May 2019 10:45:51 +0000 (11:45 +0100)]
try removing some syncs
Luke Kenneth Casson Leighton [Sat, 11 May 2019 10:43:49 +0000 (11:43 +0100)]
add in function units to score6600
Luke Kenneth Casson Leighton [Sat, 11 May 2019 09:51:56 +0000 (10:51 +0100)]
link function units back in to score6600
Luke Kenneth Casson Leighton [Sat, 11 May 2019 07:18:42 +0000 (08:18 +0100)]
use register latching in Computation Unit
Luke Kenneth Casson Leighton [Sat, 11 May 2019 07:18:26 +0000 (08:18 +0100)]
whoops, readable/writable is inverted in fu picker vector
Luke Kenneth Casson Leighton [Fri, 10 May 2019 12:19:04 +0000 (13:19 +0100)]
dependency cells enable on q not qn
Luke Kenneth Casson Leighton [Fri, 10 May 2019 11:47:51 +0000 (12:47 +0100)]
start connecting fu and reg dep matrices
Luke Kenneth Casson Leighton [Fri, 10 May 2019 10:43:07 +0000 (11:43 +0100)]
add variant using original (ish) 6600 scoreboard
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:43:01 +0000 (06:43 +0100)]
split out register decode from issue unit
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:12:34 +0000 (06:12 +0100)]
derive from Elaboratable
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:09:10 +0000 (06:09 +0100)]
remove unneeded imports
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:08:21 +0000 (06:08 +0100)]
move code around to get set associative cache working
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:02:50 +0000 (06:02 +0100)]
update cam test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:01:42 +0000 (06:01 +0100)]
update pte test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 05:00:46 +0000 (06:00 +0100)]
update perm validator test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 04:59:28 +0000 (05:59 +0100)]
remove unneeded unit test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 04:57:42 +0000 (05:57 +0100)]
fix imports in LFSR test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 04:56:51 +0000 (05:56 +0100)]
update camentry unit test
Luke Kenneth Casson Leighton [Fri, 10 May 2019 04:54:18 +0000 (05:54 +0100)]
add src1/2 pending outputs
Luke Kenneth Casson Leighton [Thu, 9 May 2019 12:44:39 +0000 (13:44 +0100)]
get scoreboard reasonably working
Luke Kenneth Casson Leighton [Thu, 9 May 2019 11:20:32 +0000 (12:20 +0100)]
decode wrong way round on issue unit
Luke Kenneth Casson Leighton [Thu, 9 May 2019 10:37:59 +0000 (11:37 +0100)]
reduce ANDing chain (using NOR) in group picker
Luke Kenneth Casson Leighton [Thu, 9 May 2019 08:26:48 +0000 (09:26 +0100)]
fix logic-bug in group picker
Luke Kenneth Casson Leighton [Thu, 9 May 2019 01:34:28 +0000 (02:34 +0100)]
add python simulation of alu
Luke Kenneth Casson Leighton [Wed, 8 May 2019 16:41:20 +0000 (17:41 +0100)]
move sync from intpick to fn unit readable
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:42:10 +0000 (12:42 +0100)]
make readable_i sync, stops infinite loop
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:20:38 +0000 (12:20 +0100)]
SRLatch not used in issue_unit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:12:22 +0000 (12:12 +0100)]
add some more experimental instructions
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:11:49 +0000 (12:11 +0100)]
add some more experimental instructions
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:07:14 +0000 (12:07 +0100)]
disable writethru for now
Luke Kenneth Casson Leighton [Wed, 8 May 2019 11:06:55 +0000 (12:06 +0100)]
disable fpissue
Luke Kenneth Casson Leighton [Wed, 8 May 2019 10:39:33 +0000 (11:39 +0100)]
make SR Latch async again, make busy signal sync into issue unit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 10:39:10 +0000 (11:39 +0100)]
rename variable wid -> dep
Luke Kenneth Casson Leighton [Wed, 8 May 2019 10:19:47 +0000 (11:19 +0100)]
make write latch sync in Function Unit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 09:52:19 +0000 (10:52 +0100)]
add decode out of src1 and src2 pending from FnUnit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 09:21:15 +0000 (10:21 +0100)]
add regfile array test
Luke Kenneth Casson Leighton [Wed, 8 May 2019 08:21:04 +0000 (09:21 +0100)]
begin debugging, temporary sync on issueunit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 07:50:11 +0000 (08:50 +0100)]
start on unit test
Luke Kenneth Casson Leighton [Wed, 8 May 2019 07:24:07 +0000 (08:24 +0100)]
connect up ALUs
Luke Kenneth Casson Leighton [Wed, 8 May 2019 07:23:57 +0000 (08:23 +0100)]
whoops connect enable / data correct way round in regfilearray
Luke Kenneth Casson Leighton [Wed, 8 May 2019 07:22:49 +0000 (08:22 +0100)]
add computational unit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 05:43:00 +0000 (06:43 +0100)]
add register file connection
Luke Kenneth Casson Leighton [Wed, 8 May 2019 05:42:38 +0000 (06:42 +0100)]
add ORing of port inputs together
Luke Kenneth Casson Leighton [Wed, 8 May 2019 03:51:46 +0000 (04:51 +0100)]
connect to integer global pending vectors
Luke Kenneth Casson Leighton [Wed, 8 May 2019 02:47:54 +0000 (03:47 +0100)]
add intpick connections
Luke Kenneth Casson Leighton [Wed, 8 May 2019 02:19:02 +0000 (03:19 +0100)]
rename rel_req to req_rel
Luke Kenneth Casson Leighton [Wed, 8 May 2019 02:12:49 +0000 (03:12 +0100)]
replace go_read/go_write with go_rd/go_wr
Luke Kenneth Casson Leighton [Wed, 8 May 2019 02:11:19 +0000 (03:11 +0100)]
connect issue unit to function units
Luke Kenneth Casson Leighton [Wed, 8 May 2019 01:48:53 +0000 (02:48 +0100)]
start wiring up issue unit
Luke Kenneth Casson Leighton [Wed, 8 May 2019 01:26:34 +0000 (02:26 +0100)]
add int fu-reg dep matrix
Luke Kenneth Casson Leighton [Wed, 8 May 2019 01:13:35 +0000 (02:13 +0100)]
add names to read/write ports, add priority picker and other pieces
Luke Kenneth Casson Leighton [Wed, 8 May 2019 00:41:31 +0000 (01:41 +0100)]
begin connecting units together
Luke Kenneth Casson Leighton [Tue, 7 May 2019 11:36:33 +0000 (12:36 +0100)]
add nmigen alu_hier to experiment
Luke Kenneth Casson Leighton [Tue, 7 May 2019 11:29:41 +0000 (12:29 +0100)]
add a variant of a regfile that has individual read/write-enable lines
Luke Kenneth Casson Leighton [Tue, 7 May 2019 07:35:20 +0000 (08:35 +0100)]
add regfile.py
Luke Kenneth Casson Leighton [Tue, 7 May 2019 05:53:16 +0000 (06:53 +0100)]
update layout of test_helper.py
Luke Kenneth Casson Leighton [Tue, 7 May 2019 05:51:45 +0000 (06:51 +0100)]
simplify gitignore
Luke Kenneth Casson Leighton [Tue, 7 May 2019 05:51:00 +0000 (06:51 +0100)]
add extra ignore files
Luke Kenneth Casson Leighton [Tue, 7 May 2019 05:49:32 +0000 (06:49 +0100)]
add IEEE754 FPU dependency