| 2021-06-23 |
Luke Kenneth Casson... | add mul-add to list of instructions
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add ASCII art example to int predicated SVP64
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add VL and srcstep to ISACaller namespace
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add SHL64 helper function
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add bitrev to pywriter autogenerator
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add bitrev function to be used in LD-ST-bitrev FFT/DCT
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | better ways to do sign-inversion (without multiply...
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add sign-inversion argument to FPMUL/DIV helpers
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add comments for SVP64 FP FFT/DCT
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add FFT/DCT to titles
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add SV FP arithmetic in "Overflow" mode for FFT/DCT +/-
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | use SHL64 function for shift because "<<" operator...
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add in bitreverse function call into svfixedload
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add RC and SVD/SVDS-Form to svfixedload
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add svfixedload.mdwn at correct place
|
commit | commitdiff | tree |
| 2021-06-23 |
Luke Kenneth Casson... | add SVD-Form and SVDS-Form, variants of fixedload for...
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | 128 regs added to simulator - works
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | sigh cannot add comments at end of SV lines in SVP64...
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | increase number of registers to 128 in pypowersim
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | set regfile in ISACaller equal to length of initial...
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | add mapreduce "reverse gear" unit tests
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | add mapreduce "reverse gear" to PowerDecoder2. gets...
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | add decode of "reverse gear" in SVP64 reduce mode
|
commit | commitdiff | tree |
| 2021-06-19 |
Luke Kenneth Casson... | add "reverse-gear" mode to mapreduce in SVP64
|
commit | commitdiff | tree |
| 2021-06-18 |
Luke Kenneth Casson... | add SV Context SPRs (SVCTX0-7)
|
commit | commitdiff | tree |
| 2021-06-18 |
Luke Kenneth Casson... | add SVR-Form and associated fields
|
commit | commitdiff | tree |
| 2021-06-18 |
Luke Kenneth Casson... | add four SVSHAPE SPRs for REMAP
|
commit | commitdiff | tree |
| 2021-06-17 |
Luke Kenneth Casson... | add SV "Context Propagation" Form
|
commit | commitdiff | tree |
| 2021-06-17 |
Luke Kenneth Casson... | add SVP64REMAP Record
|
commit | commitdiff | tree |
| 2021-06-17 |
Luke Kenneth Casson... | shuffle comments
|
commit | commitdiff | tree |
| 2021-06-17 |
Luke Kenneth Casson... | fix MP3 CODEC basic demo by using fmuls and fadds/fsubs...
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | sorted out order of FPMULADD32 helper, only have rounding...
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | add extra comments to mp3 svp64 codec assembler
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | fix fmadds/fmsubs FPMULADD32 helper
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | more code-comments in mp3 codec svp64 example
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | although unused read first sum from *dither_state
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | use addi where sv.addi is inappropriate (scalar values)
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | reorder arguments to FPMULADD32 to match pseudocode
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | use fnmsubs instead of fmadds followed by fsubs
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | fnmadds and fnmsubs were inverted
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | ad fnmadd and fnmsubs to ISA pseudocode
|
commit | commitdiff | tree |
| 2021-06-16 |
Luke Kenneth Casson... | reverting removal of tmpsum and tmpsum2, not using...
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | whoops forgot import
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | whoops still using DOUBLE(SINGLE(x)) rather than DOUBLE2SINGLE
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | remove predicate mask r30, no longer needed
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | no need for tmpsu or tmpsum2, fmadds if replaced with...
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | use new sv.fmadds SVP64 instruction in MP3 CODEC assembler
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | fix sv_analysis.py for 3R-1W-CRo case, add fmadds/fmsubs...
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | mark as possible bug, the fneg sum,sum
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | add fmadds and fmsubs to Power ISA pseudo-code, add...
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | remove negate of sum for last value in SVP64 MP3 CODEC...
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | SVP64 mp3 assembler almost correct
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | add comments into mapreduce example
|
commit | commitdiff | tree |
| 2021-06-15 |
Luke Kenneth Casson... | whoops overlap of fv0-2 with sum/2/tmp, move further up
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | sigh bug in setvl, temporarily setting to 7 not 8
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | nope, win = win2 + 31
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | guessing probably supposed to be 128 not 124
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | tmpsum2 probably needed to be fp3
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | temporary move regs into range 0-31
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | recognise setvl instruction during SVP64 translation
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | whoops forgot format-to-format conversion
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | series of text macro formats to look for: x.v, x.s (x)
|
commit | commitdiff | tree |
| 2021-06-14 |
Luke Kenneth Casson... | add basic "macro" (.set) support to SVP64Asm
|
commit | commitdiff | tree |
| 2021-06-09 |
Luke Kenneth Casson... | add some more comments in the mapreduce svp64 examples...
|
commit | commitdiff | tree |
| 2021-06-09 |
Luke Kenneth Casson... | add sv.fmuls/mr - mapreduce - FP multiply-single test
|
commit | commitdiff | tree |
| 2021-06-09 |
Luke Kenneth Casson... | add first scalar mapreduce SVP64 example
|
commit | commitdiff | tree |
| 2021-06-09 |
Luke Kenneth Casson... | add what might turn out to be only what is needed to...
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | whoops, carry-over during rounding picks MSB not LSB
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | whoops copy sign over on zero
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | exponent bitwidth in DOUBLE2SINGLE needs to be 11 bits...
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | use new auto-generated DOUBLE2SINGLE from isafunctions...
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | add detection of function parameters in parser
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | add better debug logs and asserts for SelectableInt...
|
commit | commitdiff | tree |
| 2021-06-08 |
Luke Kenneth Casson... | add support in pyparser for negative numbers
|
commit | commitdiff | tree |
| 2021-06-07 |
Luke Kenneth Casson... | whoops fraction in fpfromint off-by-one
|
commit | commitdiff | tree |
| 2021-06-03 |
Luke Kenneth Casson... | whoops, in1_isvec and dec_bi are optional
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | fmuls test showing rounding error against qemu
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | found FP single-conversion error, from the pseudocode...
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | move mp3 test params slightly higher up so as not to...
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | add commented-out debug prints
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | whoops sorting SPRs, stop that for now
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | get qemu FP regs correctly
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | FP basic qemu sim, testing fadds loads and stores
|
commit | commitdiff | tree |
| 2021-06-02 |
Luke Kenneth Casson... | appears that the FP operation takes place at full 64...
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | whoops missing argument
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | move spot-check mem compare to a function
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | check both LD and ST in qemu compare
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | bizarre, GPR 3 is set by qemu to non-zero at startup.
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | whoops start basic sim from 0x20000000
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | bit more memdump debugging on qemu sim
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | comment cleanup, record last LD/ST address in simulator
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | whoops crank down the debug level
|
commit | commitdiff | tree |
| 2021-06-01 |
Luke Kenneth Casson... | sorting out qemu co-simulation to read/write FP regs
|
commit | commitdiff | tree |
| 2021-05-30 |
Luke Kenneth Casson... | add "normal" element-strided LD/ST decode/support to...
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | comments
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | add unit-strided LD/ST ISACaller SVP64 unit test
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | initialise SVP64 ld/st mode decoding in PowerDecoder2
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | comments
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | extract LDST mode from SVP64 RM
|
commit | commitdiff | tree |
| 2021-05-29 |
Luke Kenneth Casson... | can't stand python 'format'
|
commit | commitdiff | tree |
| next |
projects / openpower-isa.git / search