projects
/
litex.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
soc_zynq: fix indent
2019-09-02
Sean Cross
libbase: crc16: commit smaller version of crc16
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-09-02
Sean Cross
libbase: crc32: add smaller version
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-05-21
Sean Cross
remote: usb: print "access denied" error
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-05-21
Sean Cross
remote: usb: use 0x43/0xc3 for packet header
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-04-20
Sean Cross
litex_server: check socket flags exist before using...
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-04-19
Sean Cross
utils: litex_server: add usb support
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-04-19
Sean Cross
tools: remote: add usb communications protocol
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2019-04-19
Sean Cross
Merge branch 'master' of https://github.com/enjoy-digital...
commit
|
commitdiff
|
tree
2019-04-19
Sean Cross
cpu: vexriscv: allow cpu_reset_address to be overridden
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-09-22
Sean Cross
csr: use external csr_readl()/csr_writel() if present
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-09-22
Sean Cross
csr: use readl()/writel() accessors for accessing mmio
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-27
Sean Cross
tools: remove vexriscv_debug
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-27
Sean Cross
vexriscv: reset wishbone bus on CPU reset
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-27
Sean Cross
vexriscv: put debug bus directly on wishbone bus
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-17
Sean Cross
vexriscv_debug: use csr read()/write() accessors
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-06
Sean Cross
vexriscv: debug: fix reading DATA register
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-06
Sean Cross
setup: add vexriscv_debug to list of entrypoints
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-06
Sean Cross
tools: vexriscv_debug: add debug bridge
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-05
Sean Cross
soc_core: uart: add a reset line to the UART
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-05
Sean Cross
soc: integration: use the new cpu_debugging flag for...
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-05
Sean Cross
soc: vexriscv: add cpu debug support
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-07-05
Sean Cross
vexriscv: verilog: pull debug-enabled verilog
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree
2018-06-18
Sean Cross
soc: bios: fix windows build
Signed-off-by:
Sean Cross
<sean@xobs.io>
commit
|
commitdiff
|
tree