| 2022-03-20 |
Luke Kenneth Casson... | beginnings of arty a7 clock-reset-generator
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | add VERSA_ECP5 85F custom board
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | move quick read/write test for hyperram in coldboot.c
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | set IO_TYPE 3.3v attribute on HyperRAM not IOSTANDARD
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | correct pin names for HyperRAMResource, indent spi0...
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | fixed hyperram pin names which was stopping verilator...
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | disable hyperram for now (under investigation)
|
commit | commitdiff | tree |
| 2022-03-19 |
Luke Kenneth Casson... | adding in hyperram peripheral
|
commit | commitdiff | tree |
| 2022-03-18 |
Luke Kenneth Casson... | whitespace / module-import / comments / tidyup
|
commit | commitdiff | tree |
| 2022-03-18 |
Luke Kenneth Casson... | beginning to add hyperram module
|
commit | commitdiff | tree |
| 2022-03-18 |
Luke Kenneth Casson... | whitespace cleanup and make SPI core (temporarily)...
|
commit | commitdiff | tree |
| 2022-03-17 |
Luke Kenneth Casson... | work-in-progress on DDR3 firmware. sigh
|
commit | commitdiff | tree |
| 2022-03-17 |
Luke Kenneth Casson... | comment about icarus verilog to speed up simulations
|
commit | commitdiff | tree |
| 2022-03-10 |
Luke Kenneth Casson... | sigh gramWishbone is not WB4-pipeline-burst-compliant
|
commit | commitdiff | tree |
| 2022-03-09 |
Luke Kenneth Casson... | fix WB6to32 downconverter with stall signalling
|
commit | commitdiff | tree |
| 2022-03-09 |
Luke Kenneth Casson... | add stall signal to arbiter, assume nmigen-soc takes
|
commit | commitdiff | tree |
| 2022-03-04 |
Luke Kenneth Casson... | add experimental stall-capable 64-to-32 wishbone converter
|
commit | commitdiff | tree |
| 2022-03-02 |
Luke Kenneth Casson... | lots of comments in the yosys script file
|
commit | commitdiff | tree |
| 2022-03-02 |
Luke Kenneth Casson... | invert reset and chip-select on dram, and initialise...
|
commit | commitdiff | tree |
| 2022-03-02 |
Luke Kenneth Casson... | forgot to include firmware in build for new icarus...
|
commit | commitdiff | tree |
| 2022-03-01 |
Luke Kenneth Casson... | add new icarus-versa-ecp5 platform in ls2.py
|
commit | commitdiff | tree |
| 2022-02-28 |
Luke Kenneth Casson... | increase timescale of icarus simulation
|
commit | commitdiff | tree |
| 2022-02-28 |
Luke Kenneth Casson... | fix undefined uart_tx in icarus simulation, icarus...
|
commit | commitdiff | tree |
| 2022-02-28 |
Luke Kenneth Casson... | use a slightly different yosys initialisation sequence...
|
commit | commitdiff | tree |
| 2022-02-28 |
Luke Kenneth Casson... | fix memory issue in yosys synth for icarus
|
commit | commitdiff | tree |
| 2022-02-28 |
Luke Kenneth Casson... | add icarus simulation of ls2 with DDR3 and ECP5 models
|
commit | commitdiff | tree |
| 2022-02-23 |
Luke Kenneth Casson... | invert CRG reset on PLL see if it makes any difference
|
commit | commitdiff | tree |
| 2022-02-23 |
Luke Kenneth Casson... | add comments about DRAM sync clock being identical...
|
commit | commitdiff | tree |
| 2022-02-22 |
Luke Kenneth Casson... | xdr=4 missing on ddr3 platform request for VERSA_ECP5
|
commit | commitdiff | tree |
| 2022-02-21 |
Luke Kenneth Casson... | lengthen cdelay pauses by a factor of 10
|
commit | commitdiff | tree |
| 2022-02-21 |
Luke Kenneth Casson... | * use readl and writel for accessing memory
|
commit | commitdiff | tree |
| 2022-02-21 |
Luke Kenneth Casson... | use microwatt mmu powerpc.lds with better stack space
|
commit | commitdiff | tree |
| 2022-02-20 |
Luke Kenneth Casson... | fix dfi initialisation and calibration to use
|
commit | commitdiff | tree |
| 2022-02-20 |
Luke Kenneth Casson... | set RAM base to #defined DRAM_BASE not hard-coded value
|
commit | commitdiff | tree |
| 2022-02-20 |
Luke Kenneth Casson... | for simulatio keep the simulated dram in the
|
commit | commitdiff | tree |
| 2022-02-20 |
Luke Kenneth Casson... | add fake (sim) DRAM from gram library
|
commit | commitdiff | tree |
| 2022-02-19 |
Luke Kenneth Casson... | match up dram initialisation parameters
|
commit | commitdiff | tree |
| 2022-02-19 |
Luke Kenneth Casson... | put together coldboot startup firmware
|
commit | commitdiff | tree |
| 2022-02-19 |
Luke Kenneth Casson... | hm -abc9 seems to be working, and without -nowidelut
|
commit | commitdiff | tree |
| 2022-02-18 |
Luke Kenneth Casson... | add DRAM class to DDR3Soc
|
commit | commitdiff | tree |
| 2022-02-18 |
Luke Kenneth Casson... | add FPGA argument to DDR3SoC
|
commit | commitdiff | tree |
| 2022-02-18 |
Luke Kenneth Casson... | add microwatt console lib and #includes
|
commit | commitdiff | tree |
| 2022-02-18 |
Luke Kenneth Casson... | make cpu optional (test purposes), make bios optional,
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | remove minerva cpu
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | drop clock frequency to 25 mhz and disable abc9 (it...
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | add openocd load command for ecp5
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | wildcards never ok. update comments
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | add copyright notices
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | update ECP5 PLL to accept parameters for setting arbitrary...
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | add start of README as reminder
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | * add uart_pins to UART16550 peripheral so they get...
|
commit | commitdiff | tree |
| 2022-02-16 |
Luke Kenneth Casson... | * disable DDR3 for now
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | connect up stall signals (fake) for WB Classic compliance
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | alternative uart wishbone mapping which just takes...
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | attempt to do 8-bit downconvert on wishbone bus for...
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | correct syscon bus address to 0xC000_0000
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | add microwatt SYSCON peripheral at 0xc000_0000
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | increase size of bootmem
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | add interrupt controller module, remove stall feature...
|
commit | commitdiff | tree |
| 2022-02-15 |
Luke Kenneth Casson... | FLGA_TARGET=verilator not uppercase
|
commit | commitdiff | tree |
| 2022-02-14 |
Luke Kenneth Casson... | add external cpu
|
commit | commitdiff | tree |
| 2022-02-14 |
Luke Kenneth Casson... | convert boot rom to bootmem and get first hello_world...
|
commit | commitdiff | tree |
| 2022-02-14 |
Luke Kenneth Casson... | add IBM microwatt CC4 license and copyright notices
|
commit | commitdiff | tree |
| 2022-02-14 |
Luke Kenneth Casson... | add first cut of verilator simulation, over from microwatt
|
commit | commitdiff | tree |
| 2022-02-14 |
Luke Kenneth Casson... | add verilog build option, make DDR3 PHY optional, add...
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | add future sim option (needs Simulated DDR PHY)
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | add build to gitignore
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | rename examples to src
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | not for any good reason, separate adding the uart16550...
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | add MemoryMap to UART16550 (TODO, put that into UART16550...
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | start adding uart16550
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | select a firmware file
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | allow selection of alternative FPGAs at commandline
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | add blinky lights so we know FPGA is alive
|
commit | commitdiff | tree |
| 2022-02-13 |
Luke Kenneth Casson... | make firmware and cpu optional for now to get a basic...
|
commit | commitdiff | tree |
| 2022-02-12 |
Luke Kenneth Casson... | begin a tidyup on the example
|
commit | commitdiff | tree |
| 2022-02-10 |
Luke Kenneth Casson... | resolve imports, whitespace, add Copyright
|
commit | commitdiff | tree |
| 2022-02-10 |
Luke Kenneth Casson... | add crg.py
|
commit | commitdiff | tree |
| 2022-02-10 |
Luke Kenneth Casson... | update contributors
|
commit | commitdiff | tree |
| 2022-02-10 |
Luke Kenneth Casson... | sort out license and headers for NLnet and NGI POINTER...
|
commit | commitdiff | tree |
| 2022-02-10 |
Luke Kenneth Casson... | add gram soc example and license and contributors
|
commit | commitdiff | tree |
| 2022-02-09 |
Luke Kenneth Casson... | empty first commit
|
commit | commitdiff | tree |
|
projects / ls2.git / search