add verilog backend to use the core with a "standard" flow