add fractional division options to clk0 config on PLL