gen/fhdl/verilog: list available clock domains on keyerror