gen/fhdl/verilog: remove asic_syntax and expose reg_initialization, dummy_signal...